SH7052 datasheet(254/919 Pages) RENESAS

254 / 919 page

228

• Bits 6 to 4—I/O Control 3B2 to 3B0, 4B2 to 4B0, 5B2 to 5B0, 3D2 to 3D0, 4D2 to 4D0, 5D2

to 5D0 (IO3B2 to IO3B0, IO4B2 to IO4B0, IO5B2 to IO5B0, IO3D2 to IO3D0, IO4D2 to

IO4D0, IO5D2 to IO5D0): These bits select the general register (GR) function.

Bit 6:

IOxx2

Bit 5:

IOxx1

Bit 4:

IOxx0

Description

GR is an output

compare register

Compare-match disabled; pin output

undefined

(Initial value)

0 output on GR compare-match

1 output on GR compare-match

Toggle output on GR compare-match

GR is an input

capture register

Input capture disabled (input capture by

channel 3 and 9 compare-match

enabled) (In channel 3 only, GR cannot

be written to)

Input capture in GR on rising edge at

TIOxx pin (GR cannot be written to)

Input capture in GR on falling edge at

TIOxx pin (GR cannot be written to)

Input capture in GR on both rising and

falling edges at TIOxx pin (GR cannot be

written to)

xx = 3B, 4B, 5B, 3D, 4D, or 5D

• Bit 3—Clear Counter Enable Flag 3A, 4A, 5A, 3C, 4C, 5C (CCI3A, CCI4A, CCI5A, CCI3C,

CCI4C, CCI5C): These bits select enabling or disabling of free-running counter (TCNT)

clearing.

Bit 3: CCIxx

Description

TCNT clearing disabled

(Initial value)

TCNT cleared on GR compare-match

xx = 3A, 4A, 5A, 3C, 4C, or 5C

TCNT is cleared on compare-match only when GR is functioning as an output compare

SH7052 Datasheet(PDF) 254 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 254 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL