Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 237 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 237 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 233Page - Renesas Technology Corp SH7243 Datasheet HTML 234Page - Renesas Technology Corp SH7243 Datasheet HTML 235Page - Renesas Technology Corp SH7243 Datasheet HTML 236Page - Renesas Technology Corp SH7243 Datasheet HTML 237Page - Renesas Technology Corp SH7243 Datasheet HTML 238Page - Renesas Technology Corp SH7243 Datasheet HTML 239Page - Renesas Technology Corp SH7243 Datasheet HTML 240Page - Renesas Technology Corp SH7243 Datasheet HTML 241Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 1726 page
background image
Section 8 Data Transfer Controller (DTC)
Rev. 1.00 Jun. 26, 2008 Page 207 of 1692
REJ09B0393-0100
8.2.8
DTC Control Register (DTCCR)
DTCCR specifies transfer information read skip.
Bit:
Initial value:
R/W:
7654321
0
00000000
R
R
R
R/W
R/W
R
R
R/(W)*
Note:
Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.
*
-
-
-
RRS
RCHNE
-
-
ERR
Bit
Bit Name
Initial
Value
R/W
Description
7 to 5
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
4
RRS
0
R/W
DTC Transfer Information Read Skip Enable
Controls the vector address read and transfer information
read. A DTC vector number is always compared with the
vector number for the previous activation. If the vector
numbers match and this bit is set to 1, the DTC data
transfer is started without reading a vector address and
transfer information. If the previous DTC activation is a
chain transfer, the vector address read and transfer
information read are always performed.
0: Transfer read skip is not performed.
1: Transfer read skip is performed when the vector
numbers match.
3
RCHNE
0
R/W
Chain Transfer Enable After DTC Repeat Transfer
Enables/disables the chain transfer while transfer counter
(CRAL) is 0 in repeat transfer mode.
In repeat transfer mode, the CRAH value is written to
CRAL when CRAL is 0. Accordingly, chain transfer may
not occur when CRAL is 0. If this bit is set to 1, the chain
transfer is enabled when CRAH is written to CRAL.
0: Disables the chain transfer after repeat transfer
1: Enables the chain transfer after repeat transfer
2, 1
All 0
R
Reserved
These are read-only bits and cannot be modified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com