Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 273 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 273 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 269Page - Renesas Technology Corp SH7243 Datasheet HTML 270Page - Renesas Technology Corp SH7243 Datasheet HTML 271Page - Renesas Technology Corp SH7243 Datasheet HTML 272Page - Renesas Technology Corp SH7243 Datasheet HTML 273Page - Renesas Technology Corp SH7243 Datasheet HTML 274Page - Renesas Technology Corp SH7243 Datasheet HTML 275Page - Renesas Technology Corp SH7243 Datasheet HTML 276Page - Renesas Technology Corp SH7243 Datasheet HTML 277Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 273 / 1726 page
background image
Section 8 Data Transfer Controller (DTC)
Rev. 1.00 Jun. 26, 2008 Page 243 of 1692
REJ09B0393-0100
8.9.6
Access to DTC Registers through DTC
Do not access the DMAC or DTC registers by using DTC operation. Do not access the DTC
registers by using DMAC operation.
8.9.7
Notes on IRQ Interrupt as DTC Activation Source
• When a low level on the IRQ pin is to be detected, if the end of DTC transfer is used to request
an interrupt to the CPU (transfer counter = 0 or DISEL = 1), the IRQ signal must be held low
until the CPU accepts the interrupt.
8.9.8
Note on SCI or SCIF as DTC Activation Sources
When the TXI interrupt from the SCI is specified as a DTC activation source, the TEND flag in
the SCI must not be used as the transfer end flag.
When the TXIF interrupt from the SCIF is specified as a DTC activation source, the TEND flag in
the SCIF must not be used as the transfer end flag.
8.9.9
Clearing Interrupt Source Flag
The interrupt source flag set when the DTC transfer is completed should be cleared in the interrupt
handler in the same way as for general interrupt source flags. For details, refer to section 6.10,
Usage Note.
8.9.10
Conflict between NMI Interrupt and DTC Activation
When a conflict occurs between the generation of the NMI interrupt and the DTC activation, the
NMI interrupt has priority. Thus the ERR bit is set to 1 and the DTC is not activated.
It takes 3B
φ + 2Pφ for checking DTC stop by the NMI, 3Bφ + 2Pφ for checking DTC activation
by the IRQ, and 1B
φ + 1Pφ to 4Bφ + 1Pφ for checking DTC activation by the peripheral module.
8.9.11
Note on USB as DTC Activation Sources
To generate a CPV interrupt when a DTC transfer activated by the USB is completed, refer to the
procedure described in section 25, USB Function Module.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com