7733 datasheet(697/940 Pages) RENESAS

697 / 940 page

CONNECTING EXTERNAL DEVICES

7735 Group User’s Manual

12–21

: Ready state

: Software wait

• One of signals RDE, WEL, and WEH

• Signals WEL and WEH

g One of the following is applied.:

<<No wait>>

Sampling timing

Clock

CPU

RDY

ALE

Bus is not in use.

Bus is in use.

Ready state is terminated.

“L” level which is input to pin RDY is

accepted, so that signal g is stopped

at “H” level for 1cycle of clock

(area

), and

CPU

is stopped

at “L” level.

“L” level which is input to pin RDY

is not accepted, but

CPU

is stopped at

“L” level.

“L” level which is input to pin RDY

is accepted, so that signal g is stopped

at “L” level for 1cycle of clock

(area

), and

CPU

is stopped at

“L” level.

“L” level which is input to pin RDY is not

accepted because it is sampled

immediately before a wait generated by

software wait (area

), but

CPU

stopped at “L” level.

Sampling timing

Clock

CPU

RDY

ALE

<<Wait 0>>

Bus is in use.

Sampling timing

Clock

CPU

RDY

ALE

<<Wait 1>>

Bus is in use.

_____

Fig. 12.3.2 Timings when ready state is accepted and terminated (when not using signal RSMP)

12.3 Ready function

7733 Datasheet(PDF) 697 Page - Renesas Technology Corp

7733 Datasheet(HTML) 697 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL