| Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 167 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 167 Page - Renesas Technology Corp |
|
167 / 940 page ![]() TIMER B 7733 Group User’s Manual 7–4 7.2.1 Counter and Reload register (Timer Bi register) Each of timer Bi counter and its reload register consists of 16 bits and has the following functions. (1) Functions in timer mode, event counter mode, and clock timer The counter performs countdown each time a count source is input. The reload register is used to memorize the initial value of a counter. When an underflow occurs in the counter, the reload register’s contents is reloaded into the counter. Values are set to the counter and reload register by writing the values to the timer Bi register. Table 7.2.1 lists the memory allocation of the timer Bi register. A value written into the timer Bi register while counting is stopped is set to the counter and reload register. A value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register’s updated contents is transferred to the counter when the next underflow occurs. A value obtained by reading out the timer Bi register is the counter value. Note: Perform reading or writing from/to the timer Bi register by the 16 bits. For a value read from the timer Bi register, refer to “Precautions in timer mode” and “Precautions in event counter mode.” (2) Functions in pulse period/pulse width measurement mode The counter performs countup each time a count source is input. The reload register is used to hold the pulse period or pulse width measurement result. When a valid edge is input to pin TBiIN, the counter value is transferred to the reload register. In this mode, a value obtained by reading out the timer Bi register is the reload register’s contents, and the measurement result can be obtained. Note: Perform reading from the timer Bi register by the 16 bits. Low-order byte Address 5016 Address 5216 Address 5416 High-order byte Address 5116 Address 5316 Address 5516 Timer Bi register Timer B0 register Timer B1 register Timer B2 register Note: At reset, the contents of the timer Bi register is undefined. Table 7.2.1 Memory allocation of timer Bi register 7.2 Block description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |