| Electronic Components Datasheet Search |
|
7477 Datasheet(PDF) 42 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7477 Datasheet(HTML) 42 Page - Renesas Technology Corp |
|
42 / 354 page ![]() 7470/7471/7477/7478 GROUP USER’S MANUAL HARDWARE 1.7 Central processing unit (CPU) 1-25 Fig. 1.7.2 Register push and pop at interrupt generation and subroutine call Note : Condition for acceptance of an interrupt Interrupt disable flag is “0” (enable state) Interrupt enable bit is “1” (enable state) On-going routine M(S) (PCH) (S) (S)–1 M(S) (PCL) (S) (S)–1 Subroutine (S) (S)+1 (PCL) M(S) (S) (S)+1 (PCH) M(S) (PCH) M(S) (S) (S)+1 (PCL) M(S) (S) (S)+1 (PS) M(S) (S) (S)+1 Interrupt Service Routine (S) (S)–1 M(S) (PS) (S) (S)–1 M(S) (PCL) (S) (S)–1 M(S) (PCH) Execute JSR Execute RTI Execute RTS Push return address on stack Pop return address from stack Pop contents of Processor status register from stack Pop return address from stack Push contents of Processor status register on stack Push return address on stack When a subroutine is called When an interrupt is accepted Interrupt request (Note) I Flag is set from “0” to “1” Fetch the Jump Vector : Operation which is automatically performed by hardware : Operation instructed by software |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |