Electronic Components Datasheet Search
  English  ▼

X  

ATF1508ASVL Datasheet(PDF) 12 Page - ATMEL Corporation

Part # ATF1508ASVL
Description  Highperformance EE PLD
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATF1508ASVL Datasheet(HTML) 12 Page - ATMEL Corporation

Back Button ATF1508ASVL Datasheet HTML 8Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 9Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 10Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 11Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 12Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 13Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 14Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 15Page - ATMEL Corporation ATF1508ASVL Datasheet HTML 16Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
12
ATF1508ASV(L)
1408H–PLD–7/05
AC Characteristics(1)
Symbol
Parameter
-15
-20
Units
Min
Max
Min
Max
tPD1
Input or Feedback to Non-registered Output
3
15
20
ns
t
PD2
I/O Input or Feedback to Non-registered Feedback
3
12
16
ns
tSU
Global Clock Setup Time
11
13.5
ns
tH
Global Clock Hold Time
0
0
ns
t
FSU
Global Clock Setup Time of Fast Input
3
3
ns
tFH
Global Clock Hold Time of Fast Input
1.0
2.0
MHz
tCOP
Global Clock to Output Delay
9
12
ns
t
CH
Global Clock High Time
5
6
ns
tCL
Global Clock Low Time
5
6
ns
tASU
Array Clock Setup Time
5
7
ns
t
AH
Array Clock Hold Time
4
4
ns
tACOP
Array Clock Output Delay
15
18.5
ns
tACH
Array Clock High Time
6
8
ns
t
ACL
Array Clock Low Time
6
8
ns
tCNT
Minimum Clock Global Period
13
17
ns
fCNT
Maximum Internal Global Clock Frequency
76.9
66
MHz
t
ACNT
Minimum Array Clock Period
13
17
ns
fACNT
Maximum Internal Array Clock Frequency
76.9
58.8
MHz
f
MAX
Maximum Clock Frequency
100
83.3
MHz
t
IN
Input Pad and Buffer Delay
2
2.5
ns
tIO
I/O Input Pad and Buffer Delay
2
2.5
ns
t
FIN
Fast Input Delay
2
2
ns
t
SEXP
Foldback Term Delay
8
10
ns
tPEXP
Cascade Logic Delay
1
1
ns
t
LAD
Logic Array Delay
6
8
ns
t
LAC
Logic Control Delay
3.5
4.5
ns
tIOE
Internal Output Enable Delay
3
3
ns
tOD1
Output Buffer and Pad Delay
(Slow slew rate = OFF; V
CCIO = 5V; CL = 35 pF)
34
ns
t
OD2
Output Buffer and Pad Delay
(Slow slew rate = OFF; V
CCIO = 3.3V; CL = 35 pF)
34
ns
t
OD3
Output Buffer and Pad Delay
(Slow slew rate = ON; VCCIO = 5V or 3.3V; CL = 35 pF)
56
ns
tZX1
Output Buffer Enable Delay
(Slow slew rate = OFF; VCCIO = 5.0V; CL = 35 pF)
79



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com