LTC2452 datasheet(9/20 Pages) LINER

9 / 20 page

LTC2452

2452fb

APPLICATIONS INFORMATION

Figure 4. Data Output Timing

D15

LSB

SDO

SCK

D14

D13

D12

D11

D10

2452 F04

tKQ

tlSCK

thSCK

MSB

During the data output operation the CS input pin must

be pulled low (CS = LOW). The data output process starts

with the most signiﬁcant bit of the result being present

at the SDO output pin (SDO = D15) once CS goes low.

A new data bit appears at the SDO output pin after each

falling edge detected at the SCK input pin. The output

data can be reliably latched by the user using the rising

edge of SCK.

Conversion Status Monitor

For certain applications, the user may wish to monitor

the LTC2452 conversion status. This can be achieved

by holding SCK HIGH during the conversion cycle. In

this condition, whenever the CS input pin is pulled low

(CS = LOW), the SDO output pin will provide an indication

of the conversion status. SDO = HIGH is an indication of

a conversion cycle in progress while SDO = LOW is an

indication of a completed conversion cycle. An example

of such a sequence is shown in Figure 5.

Conversion status monitoring, while possible, is not re-

quired for LTC2452 as its conversion time is ﬁxed and equal

at approximately 16.6ms (23ms maximum). Therefore,

external timing can be used to determine the completion of a

conversion cycle.

SERIAL INTERFACE

The LTC2452 transmits the conversion result and receives

the start of conversion command through a synchronous

3-wire interface. This interface can be used during the

CONVERT and SLEEP states to assess the conversion

status and during the DATA OUTPUT state to read the

conversion result, and to trigger a new conversion.

Figure 5. Conversion Status Monitoring Mode

SLEEP

SDO

SCK = HIGH

CONVERT

2452 F05

LTC2452 Datasheet(PDF) 9 Page - Linear Technology

LTC2452 Datasheet(HTML) 9 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL