Electronic Components Datasheet Search
  English  ▼

X  

TLV987 Datasheet(PDF) 5 Page - Texas Instruments

Part # TLV987
Description  3-V 10-BIT 27 MSPS AREA CCD SENSOR SIGNAL PROCESSOR
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLV987 Datasheet(HTML) 5 Page - Texas Instruments

  TLV987 Datasheet HTML 1Page - Texas Instruments TLV987 Datasheet HTML 2Page - Texas Instruments TLV987 Datasheet HTML 3Page - Texas Instruments TLV987 Datasheet HTML 4Page - Texas Instruments TLV987 Datasheet HTML 5Page - Texas Instruments TLV987 Datasheet HTML 6Page - Texas Instruments TLV987 Datasheet HTML 7Page - Texas Instruments TLV987 Datasheet HTML 8Page - Texas Instruments TLV987 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
TLV987
3-V 10-BIT 27 MSPS AREA CCD SENSOR
SIGNAL PROCESSOR
SLAS211A – MARCH 1999 – REVISED SEPTEMBER 1999
5
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range,
AVDD = DVDD = 3 V, ADCCLK = 27 MHz (unless otherwise noted)
total device
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
AICC
Analog operating supply current
66
mA
DICC
Digital operation supply current
1
mA
Device power consumption
200
mW
Power consumption in power-down mode
2
mW
DNL
Full channel differential nonlinearity
–1
±0.6
1.5
LSB
INL
Full channel integral nonlinearity
±2
LSB
analog-to-digital converter (ADC)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ADC resolution
10
Bits
Full-scale input span
2
VPP
Conversion rate
27
MHz
ADC output latency
4.5
CLK
cycles
No missing codes
Assured
correlated double sampler (CDS) and programmable gain amplifier (PGA)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CDS and PGA sample rate
27
MHz
CDS full-scale input span
Single-ended input
1
V
Input capacitance of CDS
4
pF
Minimum PGA gain
0
1
dB
Maximum PGA gain
35
36
37
dB
PGA gain resolution
0.09
dB
PGA programming code resolution
8-bit monotonic gain control
9
Bits
internal digital-to-analog converters (DAC) for offset correction
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DAC resolution
8
Bits
INL
Integral nonlinearity
±0.6
±1.2
LSB
DNL
Differential nonlinearity
±0.5
±.99
LSB
Output settling time
To 1% accuracy
80
ns
user digital-to-analog converters (DAC)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DAC resolution
8
Bits
INL
Integral nonlinearity
±0.5
±1.2
LSB
DNL
Differential nonlinearity
±0.5
±.99
LSB
Output voltage
0
AVDD
V
Output settling time
10-pF external load,
Settle to 1 mV
4
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com