| Electronic Components Datasheet Search |
|
TMS320P15 Datasheet(PDF) 49 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320P15 Datasheet(HTML) 49 Page - Texas Instruments |
|
49 / 146 page ![]() TMS320E14, TMS320P14 DIGITAL SIGNAL PROCESSORS SPRS009C – JANUARY 1987 – REVISED JULY 1991 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001 49 TERMINAL FUNCTIONS (TMS320E14/P14) NAME I/O DEFINITION A12(MSB)-A0(LSB) CLKIN E EPT G GND PGM Q8(MSB)-Q1(LSB) RS VCC VPP I I I I I I I I/O I I I On-chip EPROM programming address lines Clock oscillator input EPROM chip enable EPROM test mode select EPROM output enable Ground EPROM write/program select Data lines for byte-wide programming of on-chip 8K bytes of EPROM Reset for initializing the device 5-V to 6.5-V power supply 12.5-V to 13-V power supply Table 4 shows the programming levels required for programming, verifying, reading, and protecting the EPROM cell. Table 4. TMS320E14/P14 Programming Mode Levels SIGNAL NAME† TMS320E14/P14 PIN TMS27C64 PIN PROGRAM PROGRAM VERIFY READ EPROM PROTECT PROTECT VERIFY E 19 20 VIL VIL VIL VIH VIL G 23 22 VIH PULSE PULSE VIH VIL PGM 16 27 PULSE VIH VIH VIH VIH VPP 18 1 VPP VPP VCC VPP VCCP VCC 4,33 28 VCCP VCCP VCC VCCP VCCP VSS 3,34 14 VSS VSS VSS VSS VSS CLKIN 24 14 VSS VSS VSS VSS VSS EPT 17 26 VSS VSS VSS VPP VPP Q1-Q8 42, 41, 38, 37, 32-29 11–13, 15-19, Data In Data Out Data Out Q8 = PULSE Q8 = RBIT A12-A7 15, 11, 10, 8, 7, 2 2, 23, 21, 24, 25, 3 ADDR ADDR ADDR X X A6 1 4 ADDR ADDR ADDR X VIL A5 68 5 ADDR ADDR ADDR X X A4 67 6 ADDR ADDR ADDR VIH X A3-A0 66, 65, 56, 55 7-10 ADDR ADDR ADDR X X † Signal names shown for ′E14/P14 EPROM programming mode only. Legend: VIH = TTL high level; VIL = TTL low level; ADDR = byte address bit; VPP = 12.5 V ± 0.25 V (FAST) or 13 V ± 0.25 V (SNAP! Pulse). VCC =5 V ± 0.25 V; X = don’t care; PULSE = low-going TTL pulse. DIN = byte to be programmed at ADDR; QOUT = byte stored at ADDR.; RBIT = ROM protect bit VCCP =6 V ± 0.25 V (FAST) or 6.5 V ± 0.25 V (SNAP! Pulse). programming Since every memory in the cell is at a logic high, the programming operation reprograms selected bits to low. Once the ′320E14 is programmed, these bits can only be erased using ultraviolet light. The correct byte is placed on the data bus with VPP set to the 12.5-V level. The PGM pin is then pulsed low to program in the zeros. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |