TMS320P15 datasheet(32/146 Pages) TI

32 / 146 page

TMS320C14, TMS320E14, TMS320P14

DIGITAL SIGNAL PROCESSORS

SPRS009C – JANUARY 1987 – REVISED JULY 1991

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77001

functional block diagram

REN

IOP0-IOP15

RXD

TXD

CAP0,1

CMP4, 5 /

CAP2, 3

CMP0-CMP3

IOP

Serial

Port

Timer

Serial

Port

Controller

CAP

Detect

(4)

× 16

FIFO

Stack

(4)

ACT

(6)

CMPR

(6)

WDT

D15-D0

TCLK1.2

Watchdog Timer

Shifter (0,1,4)

ACC (32)

Data

(256 Words)

Address

Data

P(32)

T(16)

Multiplier

Shifter

(0–16)

AR1 (16)

AR0 (16)

ARP

A0-A11

PA0-PA2

Instruction

Program

ROM/EPROM

(4K Words)

Stack

× 12

PC (12)

12 LSB

CLKOUT

CLKIN

Program Bus

Timers

1.2

MUX

ALU (32)

Legend:

DP = Data Page Pointer

ACC = Accumulator

IOP = Input/Output Port

ACT = Action Register

(Bit Selectable)

ALU = Arithmetic Logic Unit

PC = Program Counter

ARP = Auxiliary Register Point

P = P Register

AR0 = Auxiliary Register 0

RBR = Receive Buffer Register

AR1 = Auxiliary Register 1

RSR = Receive Shift Register

BSR = Bank Select Register

T = T Register

CAP = Capture

TBR = Transmit Buffer Register

CMPR = Compare Register

TSR = Transmit Shift Register

TBR

RBR

TSR

RSR

Data Bus

BSR

Interrupt

Controller

NMI/

MC/MP

INT

Data Bus

architecture

The

′C1x family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture,

program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution.

The

′C1x family’s modification of a Harvard architecture allows transfers between program and data spaces,

thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory

to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate

instructions and subroutines based on computed values.

32-bit ALU/accumulator

The

′C14/E14/P14 devices contain a 32-bit ALU and accumulator for support of double-precision,

twos-complement arithmetic. The ALU is a general-purpose arithmetic unit that operates on 16-bit words taken

from the data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the

ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.

TMS320P15 Datasheet(PDF) 32 Page - Texas Instruments

TMS320P15 Datasheet(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL