Electronic Components Datasheet Search
  English  ▼

X  

TPS51113 Datasheet(PDF) 14 Page - Texas Instruments

Click here to check the latest version.
Part # TPS51113
Description  SYNCHRONOUS BUCK CONTROLLER WITH HIGH-CURRENT GATE DRIVER
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS51113 Datasheet(HTML) 14 Page - Texas Instruments

Back Button TPS51113 Datasheet HTML 10Page - Texas Instruments TPS51113 Datasheet HTML 11Page - Texas Instruments TPS51113 Datasheet HTML 12Page - Texas Instruments TPS51113 Datasheet HTML 13Page - Texas Instruments TPS51113 Datasheet HTML 14Page - Texas Instruments TPS51113 Datasheet HTML 15Page - Texas Instruments TPS51113 Datasheet HTML 16Page - Texas Instruments TPS51113 Datasheet HTML 17Page - Texas Instruments TPS51113 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 26 page
background image
Feedback Loop Compensation
1
f
0
2
L
C
OUT
=
p ´
´
(19)
Z
OUT
1
f
2
ESR
C
=
p ´
´
(20)
UDG-08109
+
COMP
C1
R2
C2
R
BIAS
C3
R3
R1
V
REF
V
OUT
FB
TPS51113, TPS51163
SLUS864 – MAY 2009........................................................................................................................................................................................................ www.ti.com
Since TPS51113/TPS51163 utilizes voltage-mode control for buck converters, Type III network is recommended
for loop compensation. Suitable poles and zeros can be set by choosing proper parameters for the loop
compensation network.
To calculate loop compensation parameters, the poles and zeros for the buck converter should be obtained. The
double pole, determined by the L, and COUT of the buck converter, is located at the frequency as shown in the
following equation.
Also, the ESR zero of the buck converter can be achieved.
Figure 8 shows the configuration of Type III compensation. The transfer function of the compensator is described
in Equation 21. Also, poles and zeros for the Type III network are shown in Equation 22 through Equation 26.
Figure 8. Type III Compensation Network
14
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :TPS51113 TPS51163



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com