Electronic Components Datasheet Search
  English  ▼

X  

LT3582 Datasheet(PDF) 16 Page - Linear Technology

Part # LT3582
Description  I2C Programmable Boost and Single Inductor Inverting DC/DC Converters with OTP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LT3582 Datasheet(HTML) 16 Page - Linear Technology

Back Button LT3582 Datasheet HTML 12Page - Linear Technology LT3582 Datasheet HTML 13Page - Linear Technology LT3582 Datasheet HTML 14Page - Linear Technology LT3582 Datasheet HTML 15Page - Linear Technology LT3582 Datasheet HTML 16Page - Linear Technology LT3582 Datasheet HTML 17Page - Linear Technology LT3582 Datasheet HTML 18Page - Linear Technology LT3582 Datasheet HTML 19Page - Linear Technology LT3582 Datasheet HTML 20Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
LT3582/LT3582-5/LT3582-12
16
3582512f
under control of its respective RAMP pin (see Figure 8
below). The power-up sequencing concludes when both
outputs have reached regulation.
Evaluating PUSEQ Settings (LT3582 Only): After SHDN
rises, the LT3582 uses the PUSEQ configuration found
in OTP. The effects of differing PUSEQ settings can be
observed without writing to OTP by taking the following
actions:
1. Write the SWOFF bit high, stopping both converters
and discharging the RAMP pins.
2. Write the desired settings to the PUSEQ bits in
REG2.
3. Set the RSEL2 bit high which selects the REG2
configuration settings.
4. Write SWOFF low which restarts both converters.
This will initiate the desired power-up sequence that can
be observed with an oscilloscope.
Power-Down Discharge (PDDIS bit)
The PDDIS bit is used to enable power down discharge.
This bit is pre-configured to a “1” for the LT3582-5 and
LT3582-12, thus enabling power-down discharge.Setting
APPLICATIONS INFORMATION
PDDIS = 0 disables the power-down discharge causing
the chip to shut down immediately after SHDN falls. The
PDDIS bit must only be set in conjunction with PUSEQ being
set to 11. Driving SHDN low, with power-down discharge
enabled (PDDIS = 1) causes the chip to power-down after
first discharging the output voltages. Specifically, driving
SHDN low causes the following sequence of events to
happen:
1. Both converters are turned off.
2. Discharge currents are enabled to discharge the
output capacitors
• See Electrical Charateristics for IVOUTP-PDS and
ICAPP-PDS which help discharge VOUTP and CAPP
• See Electrical Charateristics for IVOUTN-PDS which
helps discharge VOUTN
3. The chip waits until the output voltages have
discharged to within ~0.5V to ~1.5V of ground.
4. Discharge currents are disabled and the LT3582
powers down.
Figure 8: Power-up Sequencing (PUSEQ=10)
3582512 F08
VVOUTP
5V/DIV
VVOUTN
5V/DIV
VRAMPP
0.5V/DIV
VRAMPN
0.5V/DIV
5ms/DIV
RAMPN
RAMPP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com