MAX9526 datasheet(32/38 Pages) MAXIM

32 / 38 page

Low-Power, High-Performance

NTSC/PAL Video Decoder

______________________________________________________________________________________

Disable Digital Anti-Aliasing Filter (DISAAFILT)

Disable the digital anti-aliasing filter following the ADC.

1 = Disables filter.

0 = Enables filter (default).

Sync Slicing Level (SSLICE)

Sets the sync slicing level.

1111 = Slice at 240 (decimal), near the blanking level.

1000 = Slice at 128 (decimal), near the center of the

sync (default).

0100 = Slice at 64 (decimal), about 25% of the sync.

0000 = Slice at 0 (decimal), near the bottom of the

sync.

All values between 0000 and 1111 are valid.

REG

0x0E

LLC_MODE

PLLBYP

PLLBW

PLL Control Register

REG

0x0F

DISAAFILT

SSLICE

Miscellaneous Register

Line-Locked Clock Mode (LLC_MODE)

0X = Async mode or line-locked mode is set automati-

cally (default).

10 = PLL is forced to line-locked mode.

11 = PLL is forced to async mode.

PLL Bypass Mode (PLLBYP)

When PLLBYP = 1, the ADC and the decoder use the

input crystal or clock (XTAL/OSC, XTAL2) directly.

1 = Bypass the PLL.

0 = PLL is enabled (default).

Line-Locked PLL Tracking Speed (PLLBW)

PLLBW controls a digital loop filter that sets the band-

width of the line-locked PLL.

000 = 180Hz

001 = 250Hz

010 = 375Hz

011 = 500Hz (default)

100 = 750Hz

101 = 1kHz

110 = 1.5kHz

111 = 2kHz

LLC

D9–D2

2 CLK

1 CLK

VS = 1

VS = 0

2 CLK

Figure 17. Horizontal Sync Timing

MAX9526 Datasheet(PDF) 32 Page - Maxim Integrated Products

MAX9526 Datasheet(HTML) 32 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL