 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADuM6402 Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADuM6402 Datasheet(HTML) 5 Page - Analog Devices |
|
|
5 / 24 page  ADuM6400/ADuM6401/ADuM6402/ADuM6403/ADuM6404 Rev. 0 | Page 5 of 24 ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY All typical specifications are at TA = 25°C, VDD1 = VISO = 3.3 V, VSEL = GNDISO. Minimum/maximum specifications apply over the entire recommended operation range which is 3.0 V ≤ VDD1, VSEL, VISO ≤ 3.6 V; and −40°C ≤ TA ≤ +105°C, unless otherwise noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. Table 6. DC-to-DC Converter Static Specifications Parameter Symbol Min Typ Max Unit Test Conditions DC-TO-DC CONVERTER SUPPLY Setpoint VISO 3.0 3.3 3.6 V IISO = 0 mA Line Regulation VISO (LINE) 1 mV/V IISO = 30 mA, VDD1 = 3.0 V to 3.6 V Load Regulation VISO (LOAD) 1 5 % IISO = 6 mA to 54 mA Output Ripple VISO (RIP) 50 mV p-p 20 MHz bandwidth, CBO = 0.1 μF||10 μF, IISO = 54 mA Output Noise VISO (NOISE) 130 mV p-p CBO = 0.1 μF||10 μF, IISO = 54 mA Switching Frequency fOSC 180 MHz PW Modulation Frequency fPWM 625 kHz Output Supply IISO (MAX) 60 mA VISO > 3 V Efficiency at IISO (MAX) 33 % IISO = 60 mA IDD1, No VISO Load IDD1 (Q) 14 20 mA IDD1, Full VISO Load IDD1 (MAX) 175 mA Table 7. DC-to-DC Converter Dynamic Specifications Parameter Symbol 2 Mbps—A Grade, B Grade, C Grade 25 Mbps—C Grade Unit Test Conditions Min Typ Max Min Typ Max SUPPLY CURRENT ADuM6400 IDD1 14 41 mA No VISO load IISO (LOAD) 60 43 mA ADuM6401 IDD1 14 44 mA No VISO load IISO (LOAD) 60 42 mA ADuM6402 IDD1 14 46 mA No VISO load IISO (LOAD) 60 41 mA ADuM6403 IDD1 14 47 mA No VISO load IISO (LOAD) 60 39 mA ADuM6404 IDD1 14 51 mA No VISO load IISO (LOAD) 60 38 mA Table 8. Switching Specifications Parameter Symbol A Grade C Grade Unit Test Conditions Min Typ Max Min Typ Max SWITCHING SPECIFICATIONS Data Rate 1 25 Mbps Within PWD limit Propagation Delay tPHL, tPLH 60 100 45 60 ns 50% input to 50% output Pulse Width Distortion PWD 40 6 ns |tPLH − tPHL| Change vs. Temperature 5 ps/°C Pulse Width PW 1000 40 ns Within PWD limit Propagation Delay Skew tPSK 50 45 ns Between any two units Channel Matching Codirectional1 tPSKCD 50 6 ns Opposing Directional2 tPSKOD 50 15 ns 1 7 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. 2 Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
