| Electronic Components Datasheet Search |
|
LPC2290 Datasheet(PDF) 17 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2290 Datasheet(HTML) 17 Page - NXP Semiconductors |
|
17 / 41 page ![]() LPC2290_3 © NXP B.V. 2006. All rights reserved. Product data sheet Rev. 03 — 16 November 2006 17 of 41 NXP Semiconductors LPC2290 16/32-bit ARM microcontroller with external memory interface 6.5 Pin connect block The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined. 6.6 External memory controller The external Static Memory Controller is a module which provides an interface between the system bus and external (off-chip) memory devices. It provides support for up to four independently configurable memory banks (16 MB each with byte lane enable control) simultaneously. Each memory bank is capable of supporting SRAM, ROM, flash EPROM, burst ROM memory, or some external I/O devices. Each memory bank may be 8-bit, 16-bit, or 32-bit wide. 6.7 General purpose parallel I/O and Fast I/O Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins. 6.7.1 Features • Direction control of individual bits. • Separate control of output set and clear. SPI1/SSP Source: SPI1 SPI Interrupt Flag (SPIF), Mode Fault (MODF) 11 Source: SSP (available in LPC2290/01 only) TX FIFO at least half empty (TXRIS) RX FIFO at least half full (RXRIS) Receive Timeout condition (RTRIS) Receive Overrun (RORRIS) PLL PLL Lock (PLOCK) 12 RTC RTCCIF (Counter Increment), RTCALF (Alarm) 13 System Control External Interrupt 0 (EINT0) 14 External Interrupt 1 (EINT1) 15 External Interrupt 2 (EINT2) 16 External Interrupt 3 (EINT3) 17 A/D ADC 18 CAN 1 ORed CAN Acceptance Filter 19 CAN1 (TX int, RX int) 20, 21 CAN2 (TX int, RX int) 22, 23 Table 4. Interrupt sources …continued Block Flag(s) VIC channel # |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |