| Electronic Components Datasheet Search |
|
MIC2155 Datasheet(PDF) 14 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIC2155 Datasheet(HTML) 14 Page - Micrel Semiconductor |
|
14 / 35 page ![]() Micrel, Inc. MIC2155/2156 November 2009 14 M9999-111209-B CVDD 10µF CBST Figure 6. Emitter Follower Regulator The internal VDD regulator can supply up to 75mA of current to drive the external MOSFETs. Power dissipation inside the MIC2155/6 control IC is divided between power dissipated in the controller’s analog circuitry and power dissipated in the drive circuitry. Drive circuitry power is almost always much greater than analog circuitry power. Total regulator power dissipation is calculated using the following formula: ) I Qg (f V I V P Q S IN1 IN1 IN1 DISS + × × = × = Where: Qg = total gate charge of all MOSFETs fS = switching frequency of each stage (500kHz for the MIC2155 and 300kHz for the MIC2156) IQ = Controller quiescent current (non-switching supply current) In some instances, power dissipation inside the control IC may limit the controller’s maximum ambient temperature. For example, if the MIC2155 is powered from a 12V source and is driving 4 FETs. If each FET has a Qg=37nC, the total power dissipation in the MIC2155 is: W 888 . 0 kHz 500 ) 4 nC 37 ( V 12 PDISS = × × × = The maximum operating ambient temperature is: C 81 T W C 50 W 888 . 0 C 125 T P T T ) MAX ( A ) MAX ( A JC DISS ) MAX ( J ) MAX ( A ° = ° × − ° = θ × − = Using an external LDO to supply VDD (as in Figure 5) can lower power dissipation in the controller and reduce junction temperature by supplying VDD externally. Using an external regulator, the power dissipated in the controller is reduced to: W kHz nC V PDISS 37 . 0 500 ) 4 37 ( 5 ( = × × × = Careful selection and temperature rise calculations of the external LDO should be done to prevent an excessively high LDO junction temperature. UVLO Separate UVLO circuits monitor VIN1, VIN2 and VDD. Switching on Channel 1 is inhibited until the voltage on the VIN1 and VDD pins is greater than their respective UVLO thresholds. The gate drive on Channel 2 is inhibited until the VIN2 pin voltage exceeds its UVLO threshold. Individual UVLO thresholds are necessary to allow proper operation from separate input supplies. The VIN1 threshold prevents the IC from switching if the input voltage is too low to properly source the VDD voltage. The VIN2 UVLO threshold is lower than VIN1 to allow operation from a low voltage input. Channel 1 will switch and provide a regulated output voltage even if the VIN2 UVLO prevents Channel 2 from switching. Power Good The power good signal asserts high when the output voltage is greater than the power good threshold. The power good circuit compares a portion of the reference voltage to the voltage on the feedback pin. The output is an open drain FET as shown in Figure 7. To assert high it must be pulled up to AVDD through a resistor. PGOOD BandGap-10% FB1 AVDD PG Comparator Figure 7. Power Good The power good signal may be connected to the enable pin of other power supplies and used to sequence the other outputs. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |