| Electronic Components Datasheet Search |
|
HCS12 Datasheet(PDF) 11 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
HCS12 Datasheet(HTML) 11 Page - Motorola, Inc |
|
11 / 34 page ![]() Block Guide — S12BDM V4 11 Section 3 Memory Map/Register Definition A summary of the registers associated with the BDM is shown in Table 3-1. Registers are accessed by host-driven communications to the BDM hardware using READ_BD and WRITE_BD commands. Detailed descriptions of the registers and associated bits are given in the subsections that follow. Table 3-1 BDM Register Map Summary Address Register Name Bit 7 6 5 4 3 2 1 Bit 0 $FF00 Reserved Read: X X X X X X 0 0 Write: $FF01 BDMSTS Read: ENBDM BDMACT ENTAG SDV TRACE CLKSW UNSEC 0 Write: $FF02 Reserved Read: X X X XXXXX Write: $FF03 Reserved Read: X X X XXXXX Write: $FF04 Reserved Read: X X X XXXXX Write: $FF05 Reserved Read: X X X XXXXX Write: $FF06 BDMCCR Read: CCR7 CCR6 CCR5 CCR4 CCR3 CCR2 CCR1 CCR0 Write: $FF07 BDMINR Read: 0 REG14 REG13 REG12 REG11 0 0 0 Write: = Unimplemented X = Indeterminate |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |