Electronic Components Datasheet Search
  English  ▼

X  

DSP56303 Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc

Part # DSP56303
Description  24-Bit Digital Signal Processor
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56303 Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 40Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 41Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 42Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 43Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 44Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 45Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 46Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 47Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 108 page
background image
DSP56303 Technical Data, Rev. 11
2-24
Freescale Semiconductor
Specifications
2.5.5.3 Synchronous Timings
Table 2-13.
External Bus Synchronous Timings1,2
No.
Characteristics
Expression3,4,5
100 MHz
Unit
Min
Max
198
CLKOUT high to address, and AA valid
6
0.25
× TC + 4.0
—
6.5
ns
199
CLKOUT high to address, and AA invalid6
0.25
× T
C
2.5
—
ns
200
TA valid to CLKOUT high (set-up time)
4.0
—
ns
201
CLKOUT high to TA invalid (hold time)
0.0
—
ns
202
CLKOUT high to data out active
0.25
× TC
2.5
—
ns
203
CLKOUT high to data out valid
0.25
× T
C + 4.0
—
6.5
ns
204
CLKOUT high to data out invalid
0.25
× TC
2.5
—
ns
205
CLKOUT high to data out high impedance
0.25
× T
C
—2.5
ns
206
Data in valid to CLKOUT high (set-up)
4.0
—
ns
207
CLKOUT high to data in invalid (hold)
0.0
—
ns
208
CLKOUT high to RD assertion
maximum: 0.75
× TC + 2.5
6.7
10.0
ns
209
CLKOUT high to RD deassertion
0.0
4.0
ns
210
CLKOUT high to WR assertion
2
maximum: 0.5
× TC + 4.3
for WS = 1 or WS
≥ 4
for 2
≤WS ≤3
5.0
0.0
9.3
4.3
ns
ns
211
CLKOUT high to WR deassertion
0.0
3.8
ns
Notes:
1.
Use external bus synchronous timings only for reference to the clock and
not for relative timings.
2.
Synchronous Bus Arbitration is not recommended. Use Asynchronous mode whenever possible.
3.
WS is the number of wait states specified in the BCR.
4.
If WS > 1, WR assertion refers to the next rising edge of CLKOUT.
5.
Use the expression to compute the maximum or minimum value listed, as appropriate. For timing 210, the minimum is an
absolute value.
6.
T198 and T199 are valid for Address Trace mode if the ATE bit in the Operating Mode Register is set. when this mode is
enabled, use the status of BR (See T212) to determine whether the access referenced by A[0–17] is internal or external.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com