CC430F613 datasheet(14/120 Pages) TI1

14 / 120 page

ECCN 5E002 TSPA - Technology / Software Publicly Available

CC430F613x

CC430F612x

CC430F513x

SLAS554E – MAY 2009 – REVISED NOVEMBER 2010

www.ti.com

CC430F513x Terminal Functions (continued)

TERMINAL

I/O(1)

DESCRIPTION

NAME

NO.

AVCC_RF

Radio analog power supply

Positive RF input to LNA in receive mode

RF_P

I/O

Positive RF output from PA in transmit mode

Negative RF input to LNA in receive mode

RF_N

I/O

Negative RF output from PA in transmit mode

AVCC_RF

Radio analog power supply

AVCC_RF

Radio analog power supply

RBIAS

External bias resistor for radio reference current

GUARD

Power supply connection for digital noise isolation

General-purpose digital I/O

PJ.0/ TDO

I/O

Test data output port

General-purpose digital I/O

PJ.1/ TDI/ TCLK

I/O

Test data input or test clock input

General-purpose digital I/O

PJ.2/ TMS

I/O

Test mode select

General-purpose digital I/O

PJ.3/ TCK

I/O

Test clock

Test mode pin – select digital I/O on JTAG pins

TEST/ SBWTCK

Spy-bi-wire input clock

Reset input active low

RST/NMI/ SBWTDIO

I/O

Non-maskable interrupt input

Spy-bi-wire data input/output

DVCC

Digital power supply

AVSS

Analog ground supply for ADC12

General-purpose digital I/O

P5.1/ XOUT

I/O

Output terminal of crystal oscillator XT1

General-purpose digital I/O

P5.0/ XIN

I/O

Input terminal for crystal oscillator XT1

AVCC

Analog power supply

General-purpose digital I/O with port interrupt and map-able secondary function

Default mapping: SVM output

P2.5/ PM_SVMOUT/ CB5/

Comparator_B input CB5

I/O

A5/ VREF+/ VeREF+

Analog input A5 – 12-bit ADC

Output of reference voltage to the ADC

Input for an external reference voltage to the ADC

General-purpose digital I/O with port interrupt and map-able secondary function

Default mapping: RTCCLK output

P2.4/ PM_RTCCLK/ CB4/

Comparator_B input CB4

I/O

A4/ VREF-/ VeREF-

Analog input A4 – 12-bit ADC

Negative terminal for the ADC's reference voltage for both sources, the internal

reference voltage, or an external applied reference voltage

General-purpose digital I/O with port interrupt and map-able secondary function

Default mapping: TA1 CCR2 compare output/capture input

P2.3/ PM_TA1CCR2A/ CB3/ A3

I/O

Comparator_B input CB3

Analog input A3 – 12-bit ADC

Ground supply

VSS - Exposed die attach pad

The exposed die attach pad must be connected to a solid ground plane as this is

the ground connection for the chip.

Submit Documentation Feedback

CC430F613 Datasheet(PDF) 14 Page - Texas Instruments

CC430F613 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL