Electronic Components Datasheet Search
  English  ▼

X  

FX629 Datasheet(PDF) 3 Page - CML Microcircuits

Part # FX629
Description  Delta Modulation Codec
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CMLMICRO [CML Microcircuits]
Direct Link  http://www.cmlmicro.com
Logo CMLMICRO - CML Microcircuits

FX629 Datasheet(HTML) 3 Page - CML Microcircuits

  FX629 Datasheet HTML 1Page - CML Microcircuits FX629 Datasheet HTML 2Page - CML Microcircuits FX629 Datasheet HTML 3Page - CML Microcircuits FX629 Datasheet HTML 4Page - CML Microcircuits FX629 Datasheet HTML 5Page - CML Microcircuits FX629 Datasheet HTML 6Page - CML Microcircuits FX629 Datasheet HTML 7Page - CML Microcircuits FX629 Datasheet HTML 8Page - CML Microcircuits FX629 Datasheet HTML 9Page - CML Microcircuits Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
3
Pin Number Function
No connection
Decoder Output : The recovered analogue signal is output at this pin, it is the buffered
output of a bandpass filter and requires external components. During "Powersave" this
output is o/c.
No connection
Powersave : A logical '0' at this pin puts most parts of the codec into a quiescent non-
operational state. When at a logical '1' the codec operates normally. Internal 1M
Ω Pullup.
Decoder Force Idle : A logical '0' at this pin gates a 0101...pattern internally to the
decoder so that the decoder output goes to V
DD/2. When this pin is at a logical '1' the
decoder operates as normal. Internal 1M
Ω Pullup.
Decoder Input : The received digital signal input. Internal 1M
Ω Pullup.
Decoder Data Clock : A Logic I/O port. External decode clock input or internal data clock
output, dependant upon clock mode 1, 2 inputs, see Clock Mode pins.
Algorithm : A logical '1' at this pin sets this device for a 3-bit companding algorithm. A
logical '0' sets a 4-bit companding algorithm. Internal 1M
Ω Pullup.
Clock Mode 2 :
Clock Mode 1
Clock Mode 2
Facility
Clock Mode 1 :
0
0
External clocks
Internal 1M
Ω
0
1
Internal, 64kb/s = f
÷ 16
Pullups.
1
0
Internal, 32kb/s = f
÷ 32
1
1
Internal, 16kb/s = f
÷ 64
Clock rates refer to f = 1.024 MHz Xtal/clock input. During internal operation the data clock
frequencies are available at the ports for external circuit synchronization.
Independent or common data rate inputs to Encode and Decode data clock ports may be
employed in the External Clocks mode. Optimum performance will be achieved when the
applied external clocks are synchronous with the master Xtal/clock, and a sub-multiple of
128kHz.
V
DD : Positive Supply.
A single + 5 volt power supply is required.
FX629J
12
13
14
15
16
17
18
19
20
21
22



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com