Electronic Components Datasheet Search
  English  ▼

X  

MAX4802ACCM Datasheet(PDF) 5 Page - Maxim Integrated Products

Part # MAX4802ACCM
Description  Low-Charge-Injection, 8-Channel, High-Voltage Analog Switches with 20MHz Serial Interface
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX4802ACCM Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX4802ACCM Datasheet HTML 1Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 2Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 3Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 4Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 5Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 6Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 7Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 8Page - Maxim Integrated Products MAX4802ACCM Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
Low-Charge-Injection, 8-Channel, High-Voltage
Analog Switches with 20MHz Serial Interface
_______________________________________________________________________________________
5
TIMING CHARACTERISTICS
(VDD = +2.7V to +6V, VPP = +40V to (VNN + 200V), VNN = -40V to -160V, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
ANALOG SWITCH
Turn-On Time
tON
VNO_ = VPP - 10V, RL = 10k
Ω, VNN = -40V
to -160V
5µs
Turn-Off Time
tOFF
VNO_ = VPP - 10V, RL = 10k
Ω, VNN = -40V
to -160V
5µs
Output Switching Frequency
fSW
Duty cycle = 50%
50
kHz
Maximum VCOM_, VNO_ Slew
Rate
dV/dt
(Note 4)
20
V/ns
LOGIC TIMING (Figure 1)
VDD = +5V ±10%
20
CLK Frequency
fCLK
Daisy chaining
VDD = +3V ±10%
10
MHz
VDD = +5V ±10%
10
DIN to CLK Setup Time
tDS
VDD = +3V ±10%
16
ns
VDD = +5V ±10%
3
DIN to CLK Hold Time
tDH
VDD = +3V ±10%
3
ns
VDD = +5V ±10%
36
CLK to LE Setup Time
tCS
VDD = +3V ±10%
65
ns
VDD = +5V ±10%
14
LE Low Pulse Width
tWL
VDD = +3V ±10%
22
ns
VDD = +5V ±10%
20
CLR High Pulse Width
tWC
VDD = +3V ±10%
40
ns
VDD = +5V ±10%
50
CLK Rise and Fall Times (Note 4)
tR, tF
VDD = +3V ±10%
50
ns
VDD = +5V ±10%, CL
≤ 20pF
6
42
CLK to DOUT Delay
tDO
VDD = +3V ±10%, CL
≤ 20pF
12
80
ns
Note 2: Specifications at 0°C are guaranteed by correlation and design.
Note 3: The analog-signal input VCOM_ and VNO_ must satisfy VNN
≤ (VCOM_, VNO_) ≤ VPP, or remain unconnected during power-up
and power-down.
Note 4: Guaranteed by design and characterization; not production tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com