Electronic Components Datasheet Search
  English  ▼

X  

DM9010BI Datasheet(PDF) 12 Page - Davicom Semiconductor, Inc.

Part # DM9010BI
Description  Industrial-temperature 10/100 Mbps Single Chip Ethernet Controller With General Processor Interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DAVICOM [Davicom Semiconductor, Inc.]
Direct Link  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9010BI Datasheet(HTML) 12 Page - Davicom Semiconductor, Inc.

Back Button DM9010BI Datasheet HTML 8Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 9Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 10Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 11Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 12Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 13Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 14Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 15Page - Davicom Semiconductor, Inc. DM9010BI Datasheet HTML 16Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 60 page
background image
DM9010BI
Industrial-temperature Single Chip Ethernet Controller with General Processor Interface
Preliminary
12
Version: DM9010BI--DS-P01
January 12, 2010
5.6 10/100 PHY/Fiber
24
SD
I
Fiber-optic Signal Detect
PECL signal, which indicates whether or not the fiber-optic receive pair is
receiving valid levels
25
BGGND
P
Band gap Ground, need to connect to AGND.
26
BGRES
I/O
Band gap Pin
27,28
RXVDD18
P
Internal regulator 1.8V output for TP RX
29
RXI+
I/O
TP RX Input
30
RXI-
I/O
TP RX Input
31
RXGND
P
RX Ground
32
TXGND
P
TX Ground
33
TXO+
I/O
TP TX Output
34
TXO-
I/O
TP TX Output
35
TXVDD18
P
Internal regulator 1.8V output for TP TX
5.7 Miscellaneous
16,17,18,
19
TEST1~TEST4
I
Operation Mode
Test 1, 2, 3, 4 = (1, 1, 0, 0) in normal application
48
TEST5
I,PD Internal system clock source
0: use internal 50MHz clock *(Suggestion)
1: use CLK20MO pin
68,69,70,
71,
74,75,77
GP0~6
I/O,PD General I/O Ports
Registers GPCR and GPR can program these pins
The GPIO0 is an output mode, and output data high at default is to power
down internal PHY and other external MII device
GP1~3 defaults are input ports, GP 0, 4~6 force to output ports.
78
LINK_O
O,PD Cable Link Status Output. Active High
This pin is also used as a strap pin to define whether the MII interface is a
reversed MII interface (pulled high) or a normal MII interface (not pulled
high). This pin has a pulled down resistor about 60k ohm internally.
79
WAKE
O,PD Issue a wake up signal when wake up event happens
This pin has a pulled down resistor about 60k ohm internally.
80
PW_RST#
I
Power on Reset
Active low signal to initiate the DM9010BI
The DM9010BI is ready after 5us when this pin deasserted
36
NC
NC
NC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com