Electronic Components Datasheet Search
  English  ▼

X  

EDJ8232B5MB Datasheet(PDF) 77 Page - Elpida Memory

Part # EDJ8232B5MB
Description  8G bits DDR3 SDRAM, DDP
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDJ8232B5MB Datasheet(HTML) 77 Page - Elpida Memory

Back Button EDJ8232B5MB Datasheet HTML 73Page - Elpida Memory EDJ8232B5MB Datasheet HTML 74Page - Elpida Memory EDJ8232B5MB Datasheet HTML 75Page - Elpida Memory EDJ8232B5MB Datasheet HTML 76Page - Elpida Memory EDJ8232B5MB Datasheet HTML 77Page - Elpida Memory EDJ8232B5MB Datasheet HTML 78Page - Elpida Memory EDJ8232B5MB Datasheet HTML 79Page - Elpida Memory EDJ8232B5MB Datasheet HTML 80Page - Elpida Memory EDJ8232B5MB Datasheet HTML 81Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 142 page
background image
EDJ8232B5MB
Data Sheet E1825E30 (Ver. 3.0)
77
DLL “off” to DLL “on” Procedure
To Switch from DLL “off” to DLL “on” (with required frequency change) during Self-Refresh:
1. Starting from Idle state (all banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT)
must be in high impedance state before Self-Refresh mode is entered.)
2. Enter Self-refresh Mode, wait until tCKSRE satisfied.
3. Change frequency, in guidance with Input Clock Frequency Change during Precharge Power-Down section.
4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
5. Starting with the self-refresh exit command, CKE must continuously be registered high until all tDLLK timing from
subsequent DLL Reset command is satisfied.
In addition, if any ODT features were enabled in the mode
registers when self-refresh mode was entered, the ODT signal must continuously be registered low until tDLLK
timings from subsequent DLL Reset command is satisfied.
If both ODT features are disabled in the mode
registers when Self-refresh mode was entered, ODT signal can be registered low or high.
6. Wait tXS, then set MR1 bit A0 to “0” to enable the DLL.
7. Wait tMRD, then set MR0 bit A8 to “1” to start DLL Reset.
8. Wait tMRD, and then set mode registers with appropriate values (especially an update of CL, CWL and WR may
be necessary. After tMOD is satisfied from any proceeding MRS command, a ZQCL command may also be
issued during or after tDLLK.)
9. Wait for tMOD, and then DRAM is ready for next command (remember to wait tDLLK after DLL Reset before
applying command requiring a locked DLL). In addition, wait also for tZQoper in case a ZQCL command was
issued.
CK
Command
CKE
ODT
/CK
Ta
Tb
Tc Tc+1Tc+2
Te
Td
Tf
Tf+2
Tf+1
Tg
Valid
MRS
MRS
MRS
SRX
NOP
SRE
Change Frequency
tCKESR
ODTLoff + 1x tCK
tCKSRE
tCKSRX
tDLLK
tXS
tMRD
tMRD
DLL Switch Sequence from DLL-Off to DLL-On



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com