Electronic Components Datasheet Search
  English  ▼

X  

WM8311 Datasheet(PDF) 155 Page - Wolfson Microelectronics plc

Part # WM8311
Description  Processor Power Management Subsystem
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8311 Datasheet(HTML) 155 Page - Wolfson Microelectronics plc

Back Button WM8311 Datasheet HTML 151Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 152Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 153Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 154Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 155Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 156Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 157Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 158Page - Wolfson Microelectronics plc WM8311 Datasheet HTML 159Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 302 page
background image
Pre-Production
WM8311
w
PP, May 2012, Rev 3.1
155
ADDRESS
BIT
LABEL
DESCRIPTION
1 = Mask interrupt.
Default value is 1 (masked)
8
IM_AUXADC_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
7
IM_PPM_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
6
IM_CS_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
5
IM_RTC_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
4
IM_OTP_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
2
IM_CHG_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
1
IM_HC_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
0
IM_UV_INT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
Table 90 Primary Interrupt Status and Mask Bits
23.2 SECONDARY INTERRUPTS
The following sections define the secondary interrupt status and control bits associated with each of
the primary interrupt bits defined in Table 90.
23.2.1 POWER STATE INTERRUPT
The primary PS_INT interrupt comprises three secondary interrupts as described in Section 11.4. The
secondary interrupt bits are defined in Table 91.
Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt
event is masked and does not trigger a PS_INT interrupt. The secondary interrupt bits in R16402
(4012h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked
by default.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com