WM8326 datasheet(123/255 Pages) WOLFSON

123 / 255 page

Production Data

WM8326

PD, June 2012, Rev 4.0

123

ADDRESS

BIT

LABEL

DESCRIPTION

1 = Mask interrupt.

Default value is 1 (masked)

IM_UV_INT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Table 64 Primary Interrupt Status and Mask Bits

23.2 SECONDARY INTERRUPTS

The following sections define the secondary interrupt status and control bits associated with each of

the primary interrupt bits defined in Table 64.

23.2.1 POWER STATE INTERRUPT

The primary PS_INT interrupt comprises three secondary interrupts as described in Section 11.4. The

secondary interrupt bits are defined in Table 65.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt

event is masked and does not trigger a PS_INT interrupt. The secondary interrupt bits in R16402

(4012h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked

by default.

ADDRESS

BIT

LABEL

DESCRIPTION

R16402

(4012h)

Interrupt Status

PS_POR_EINT

Power On Reset interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

PS_SLEEP_OFF_EINT

SLEEP or OFF interrupt (Power state

transition to SLEEP or OFF states)

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

PS_ON_WAKE_EINT

ON or WAKE interrupt (Power state

transition to ON state)

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

R16410

(401Ah)

Interrupt Status

2 Mask

IM_PS_POR_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

IM_PS_SLEEP_OFF_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

IM_PS_ON_WAKE_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Table 65 Power State Interrupts

23.2.2 THERMAL INTERRUPTS

The primary TEMP_INT interrupt comprises a single secondary interrupt as described in Section 26.

The secondary interrupt bit is defined in Table 66.

WM8326 Datasheet(PDF) 123 Page - Wolfson Microelectronics plc

WM8326 Datasheet(HTML) 123 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL