Electronic Components Datasheet Search
  English  ▼

X  

ADV7202 Datasheet(PDF) 2 Page - Analog Devices

Part # ADV7202
Description  Simultaneous Sampling Video Rate Codec
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7202 Datasheet(HTML) 2 Page - Analog Devices

  ADV7202 Datasheet HTML 1Page - Analog Devices ADV7202 Datasheet HTML 2Page - Analog Devices ADV7202 Datasheet HTML 3Page - Analog Devices ADV7202 Datasheet HTML 4Page - Analog Devices ADV7202 Datasheet HTML 5Page - Analog Devices ADV7202 Datasheet HTML 6Page - Analog Devices ADV7202 Datasheet HTML 7Page - Analog Devices ADV7202 Datasheet HTML 8Page - Analog Devices ADV7202 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 26 page
background image
REV. PrB
PRELIMINARY TECHNICAL DATA
–2–
ADV7202–SPECIFICATIONS
5 V SPECIFICATIONS (AVDD/DVDD = 5 V 5%, V
REF = 1.235 V RSET = 1.2 k
, all specifications TMIN to TMAX
1 unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions
STATIC PERFORMANCE
Resolution (Each DAC)
10
Bits
Accuracy (Each DAC)
10
Integral Nonlinearity
±2
LSB
10-Bit Operation
Differential Nonlinearity
±2
LSB
10-Bit Operation
VIDEO ADC
Resolution
10
Bits
(plus 2-Bits for gain ranging) 2.2 V Ref.
Accuracy
10
Integral Nonlinearity
±1
LSB
10-Bit
Differential Nonlinearity
±0.25
LSB
10-Bit
Input Voltage Range
2
–VREFADC
+VREFADC
See Figure TBD
SNR
62
dB
27 MHz Clock, fIN = 100 kHz
50
dB
54 MHz Clock, fIN = 100 kHz
AUX ADC
Resolution
8
Bits
Differential Nonlinearity
±1
LSB
Guaranteed Monotonic
Integral Nonlinearity
±2
LSB
SNR
44
dB
27 MHz Clock
Input Voltage Range
0
2 VREFADC
V
DIGITAL INPUTS
Input High Voltage, VINH
2V
Input Low Voltage, VINL
0.8
V
Input Current, IIN
±1
µA
Input Capacitance, CIN
TBD
pF
DIGITAL OUTPUTS
Output High Voltage, VOH
2.4
V
ISOURCE = 400
µA
Output Low Voltage, VOL
0.4
V
ISINK = 3.2 mA
Three-State Leakage Current
10
µA
Output Capacitance
10
pF
Digital Output Access Time, t14
8
ns
See Figure 16
Digital Output Hold Time, t15
3ns
ANALOG OUTPUTS
Output Current
4.33
mA
RSET = 1.2 k
Ω, R
L = 300
Ω
DAC-to-DAC Matching
2
%
Output Compliance, VOC
0
+1.4
V
Output Impedance, ROUT
50
k
Ω
Output Capacitance, COUT
30
pF
IOUT = 0 mA
Analog Output Delay
3
7ns
DAC Output Skew
0
ns
VOLTAGE REFERENCE
Reference Range, VREFDAC
1.235
V
Reference Range, VREFADC
2.200
V
Programmable 1.1 V or 2.2 V
Reference Range, VREFADC
1.100
V
NOTES
10
°C to 70°C
2SHA gain = 1, half range for SHA gain = 2, see Table II.
3Output Delay measured from 50% of the rising edge of the clock to the 50% point of full-scale transition.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com