LPC4350_13 datasheet(22/153 Pages) NXP

22 / 153 page

LPC4350_30_20_10

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 26 March 2013

22 of 153

NXP Semiconductors

LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 microcontroller

P3_7

C11

C10

176 123

[2]

R — Function reserved.

I/O

SPI_MOSI — Master Out Slave In for SPI.

I/O

SSP0_MISO — Master In Slave Out for SSP0.

I/O

SPIFI_MOSI — Input I0 in SPIFI quad mode; SPIFI output

IO0.

I/O

GPIO5[10] — General purpose digital input/output pin.

I/O

SSP0_MOSI — Master Out Slave in for SSP0.

R — Function reserved.

P3_8

C10

179 124

[2]

R — Function reserved.

SPI_SSEL — Slave Select for SPI. Note that this pin in an

input pin only. The SPI in master mode cannot drive the

CS input on the slave. Any GPIO pin can be used for SPI

chip select in master mode.

I/O

SSP0_MOSI — Master Out Slave in for SSP0.

I/O

SPIFI_CS — SPIFI serial flash chip select.

I/O

GPIO5[11] — General purpose digital input/output pin.

I/O

SSP0_SSEL — Slave Select for SSP0.

R — Function reserved.

P4_0

[2]

I/O

GPIO2[0] — General purpose digital input/output pin.

MCOA0 — Motor control PWM channel 0, output A.

NMI — External interrupt input to NMI.

R — Function reserved.

LCD_VD13 — LCD data.

I/O

U3_UCLK — Serial clock input/output for USART3 in

synchronous mode.

R — Function reserved.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC4350 Datasheet(PDF) 22 Page - NXP Semiconductors

LPC4350 Datasheet(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL