Electronic Components Datasheet Search
  English  ▼

X  

AFE5809ZCF Datasheet(PDF) 35 Page - Texas Instruments

Click here to check the latest version.
Part # AFE5809ZCF
Description  Fully Integrated, 8-Channel Ultrasound Analog Front End with Passive CW Mixer, and Digital I/Q Demodulator, 0.75 nV/rtHz, 14, 12-Bit, 65 MSPS, 158 mW/CH
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE5809ZCF Datasheet(HTML) 35 Page - Texas Instruments

Back Button AFE5809ZCF Datasheet HTML 31Page - Texas Instruments AFE5809ZCF Datasheet HTML 32Page - Texas Instruments AFE5809ZCF Datasheet HTML 33Page - Texas Instruments AFE5809ZCF Datasheet HTML 34Page - Texas Instruments AFE5809ZCF Datasheet HTML 35Page - Texas Instruments AFE5809ZCF Datasheet HTML 36Page - Texas Instruments AFE5809ZCF Datasheet HTML 37Page - Texas Instruments AFE5809ZCF Datasheet HTML 38Page - Texas Instruments AFE5809ZCF Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 90 page
background image
AFE5809
www.ti.com
SLOS738C – SEPTEMBER 2012 – REVISED JANUARY 2013
word.
5. Sync Pattern: When 2[15:13]= 001, the normal ADC output is replaced by a fixed 11111110000000 word.
6. Toggle: When 2[15:13]=101, the normal ADC output is alternating between 1's and 0's. The start state of
ADC word can be either 1's or 0's.
7. Custom Pattern: It can be enabled when 2[15:13]= 011;. Users can write the required VALUE into register
bits <CUSTOM PATTERN> which is Register 5[13:0]. Then the device will output VALUE at its outputs,
about 3 to 4 ADC clock cycles after the 24th rising edge of SCLK. So, the time taken to write one value is 24
SCLK clock cycles + 4 ADC clock cycles. To change the customer pattern value, users can repeat writing
Register 5[13:0] with a new value. Due to the speed limit of SPI, the refresh rate of the custom pattern may
not be high. For example, 128 points custom pattern will take approximately 128 x (24 SCLK clock cycles + 4
ADC clock cycles).
NOTE
only one of the above patterns can be active at any given instant.
SYNC_PATTERN: Address: 10[8]
By enabling this bit, all channels' test pattern outputs are synchronized. When 10[8] is set as 1, the ramp
patterns of all 8 channels start simultaneously.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Links: AFE5809



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com