PIC16LF1824 datasheet(209/440 Pages) MICROCHIP

209 / 440 page

 2011-2013 Microchip Technology Inc.

Preliminary

DS40001453D-page 209

PIC16(L)F1847

24.3.2

SETUP FOR PWM OPERATION

The following steps should be taken when configuring

the CCP module for standard PWM operation:

Disable the CCPx pin output driver by setting the

associated TRIS bit.

Load the PRx register with the PWM period

value.

Configure the CCP module for the PWM mode

by loading the CCPxCON register with the

appropriate values.

Load the CCPRxL register and the DCxBx bits

of the CCPxCON register, with the PWM duty

cycle value.

Configure and start Timer2/4/6:

• Select the Timer2/4/6 resource to be used

for PWM generation by setting the

CxTSEL<1:0> bits in the CCPTMRS

• Clear the TMRxIF interrupt flag bit of the

PIRx register. See Note below.

• Configure the TxCKPS bits of the TxCON

• Enable the Timer by setting the TMRxON

bit of the TxCON register.

Enable PWM output pin:

• Wait until the Timer overflows and the

TMRxIF bit of the PIRx register is set. See

Note below.

• Enable the CCPx pin output driver by

clearing the associated TRIS bit.

24.3.3

TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit

Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRS

24.3.4

PWM PERIOD

The PWM period is specified by the PRx register of

Timer2/4/6. The PWM period can be calculated using

the formula of Equation 24-1.

EQUATION 24-1:

PWM PERIOD

When TMRx is equal to PRx, the following three events

occur on the next increment cycle:

• TMRx is cleared

• The CCPx pin is set. (Exception: If the PWM duty

cycle = 0%, the pin will not be set.)

• The PWM duty cycle is latched from CCPRxL into

CCPRxH.

24.3.5

PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit

value to multiple registers: CCPRxL register and

DCxB<1:0> bits of the CCPxCON register. The

CCPRxL contains the eight MSbs and the DCxB<1:0>

bits of the CCPxCON register contain the two LSbs.

CCPRxL and DCxB<1:0> bits of the CCPxCON

value is not latched into CCPRxH until after the period

completes (i.e., a match between PRx and TMRx

registers occurs). While using the PWM, the CCPRxH

Equation 24-2 is used to calculate the PWM pulse

width.

Equation 24-3 is used to calculate the PWM duty cycle

ratio.

EQUATION 24-2:

PULSE WIDTH

EQUATION 24-3:

DUTY CYCLE RATIO

The CCPRxH register and a 2-bit internal latch are

used to double buffer the PWM duty cycle. This double

buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either

the 2-bit internal system clock (FOSC), or two bits of the

prescaler, to create the 10-bit time base. The system

clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and

2-bit latch, then the CCPx pin is cleared (see

Figure 24-4).

Note:

In order to send a complete duty cycle and

period on the first PWM output, the above

steps must be included in the setup

sequence. If it is not critical to start with a

complete PWM signal on the first output,

then step 6 may be ignored.

PWM Period

PRx

 1

 4TOSC 



(TMRx Prescale Value)

Note 1: TOSC = 1/FOSC

Note:

The Timer postscaler (see Section 22.1

“Timer2/4/6 Operation”) is not used in the

determination of the PWM frequency.

Pulse Width

CCPRxL:CCPxCON<5:4>





TOSC

 (TMRx Prescale Value)

Duty Cycle Ratio

CCPRxL:CCPxCON<5:4>



4 PRx



-----------------------------------------------------------------------

PIC16LF1824 Datasheet(PDF) 209 Page - Microchip Technology

PIC16LF1824 Datasheet(HTML) 209 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL