EP3SL70 datasheet(16/341 Pages) ALTERA

16 / 341 page

1–6

Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics

Electrical Characteristics

Stratix III Device Handbook, Volume 2

Altera Corporation

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for

the I/Os connected to the calibration block. Table 1–7 lists the Stratix III OCT

calibration block accuracy specifications.

High overdrive

current

IODH

0V <V

IN <VCCIO

—

-120

—

-160

—

-200

—

-300

—

-500

µA

Bus-hold trip

point

VTRIP

—

0.45

0.95

0.50

1.00

0.68

1.07

0.70

1.70

0.80

2.00

Table 1–6. Bus Hold Parameters for Stratix III Devices (Part 2 of 2)

Parameter

Symbol

Conditions

CCIO

Unit

1.2 V

1.5 V

1.8 V

2.5 V

3.0 V/3.3 V

Min

Max

Min

Max

Min

Max

Min

Max

Min

Max

Table 1–7. On-Chip Termination Calibration Accuracy Specifications for Stratix III Devices (Note 1)

Symbol

Description

Conditions

Calibration

Accuracy

Unit

C3,

C4,

25-

 R

S (2)

3.3, 3.0, 2.5, 1.8, 1.5, 1.2

Internal series termination with

calibration (25-

 setting)

CCIO =

3.3, 3.0, 2.5, 1.8, 1.5, 1.2 V

±8

50-

 R

3.3, 3.0, 2.5, 1.8, 1.5, 1.2

Internal series termination with

calibration (50-

 setting)

CCIO =

3.3, 3.0, 2.5, 1.8, 1.5, 1.2 V

±8

50-

 R

T 2.5, 1.8, 1.5, 1.2

Internal parallel termination with

calibration (50-

 setting)

CCIO = 2.5, 1.8, 1.5, 1.2 V

±10

20-

R

S to 60-RS

3.3, 3.0, 2.5, 1.8, 1.5, 1.2

Expanded range for internal

series termination with

calibration

(Between 20-

 to 60-setting)

CCIO =

3.3, 3.0, 2.5, 1.8, 1.5, 1.2 V

(3)

±10

25-

 R

S _left_shift

Internal left shift series

termination with calibration

(25-

 R

S _left_shift setting)

CCIO =

3.3, 3.0, 2.5, 1.8, 1.5, 1.2 V

±10

OCT_CAL

Internal series termination with

calibration

(4)

Notes to Table 1–7:

(1) OCT calibration accuracy is valid at the time of calibration only.

(2) 25-

 R

S not supported for 1.5 V and 1.2 V in Row I/O.

(3) 1.5 V and 1.2 V only supports 40-

 to 60- expanded range.

(4) For resistance tolerance after power-up calibration, refer to Equation 1–1 and Table 1–9 on page 1–8.

EP3SL70 Datasheet(PDF) 16 Page - Altera Corporation

EP3SL70 Datasheet(HTML) 16 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL