Electronic Components Datasheet Search
  English  ▼

X  

BF516 Datasheet(PDF) 21 Page - Analog Devices

Part # BF516
Description  Blackfin Embedded Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

BF516 Datasheet(HTML) 21 Page - Analog Devices

Back Button BF516 Datasheet HTML 17Page - Analog Devices BF516 Datasheet HTML 18Page - Analog Devices BF516 Datasheet HTML 19Page - Analog Devices BF516 Datasheet HTML 20Page - Analog Devices BF516 Datasheet HTML 21Page - Analog Devices BF516 Datasheet HTML 22Page - Analog Devices BF516 Datasheet HTML 23Page - Analog Devices BF516 Datasheet HTML 24Page - Analog Devices BF516 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 68 page
background image
ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F
Rev. B
|
Page 21 of 68
|
January 2011
Table 8 shows settings for TWI_DT in the NONGPIO_DRIVE
register. Set this register prior to using the TWI port.
Clock Related Operating Conditions
Table 9 describes the timing requirements for the processor
clocks. Take care in selecting MSEL, SSEL, and CSEL ratios so as
not to exceed the maximum core clock and system clock.
Table 10 describes phase-locked loop operating conditions.
Table 8. TWI_DT Field Selections and VDDEXT/VBUSTWI
TWI_DT
VDDEXT Nominal
VBUSTWI Minimum
VBUSTWI Nominal
VBUSTWI Maximum
Unit
000 (default)
3.3
2.97
3.3
3.63
V
001
1.8
1.7
1.8
1.98
V
010
2.5
2.97
3.3
3.63
V
011
1.8
2.97
3.3
3.63
V
100
3.3
4.5
5
5.5
V
101
1.8
2.25
2.5
2.75
V
110
2.5
2.25
2.5
2.75
V
111 (reserved)
——
———
Table 9. Core Clock (CCLK) Requirements
Parameter
Nominal
Voltage Setting
Maximum
Unit
fCCLK
Core Clock Frequency (VDDINT =1.33 V Minimum, All Models)
1.400 V
400
MHz
Core Clock Frequency (VDDINT =1.23 V Minimum, Industrial/Commercial Models)
1.300 V
300
MHz
Core Clock Frequency (VDDINT = 1.14 V Minimum, Industrial Models Only)
1.200 V
200
MHz
Core Clock Frequency (VDDINT = 1.10 V Minimum, Commercial Models Only)
1.150 V
200
MHz
Table 10. Phase-Locked Loop Operating Conditions
Parameter
Min
Max
Unit
fVCO
Voltage Controlled Oscillator (VCO) Frequency
(Commercial/Industrial Models)
72
Instruction Rate
1
MHz
Voltage Controlled Oscillator (VCO) Frequency
(Automotive Models)
84
Instruction Rate1
MHz
1 For more information, see Ordering Guide on Page 65.
Table 11. SCLK Conditions
V
DDEXT/VDDMEM
1.8 V Nominal
V
DDEXT/VDDMEM
2.5 V or 3.3 V Nominal
Parameter1
Max
Max
Unit
f
SCLK
CLKOUT/SCLK Frequency (V
DDINT ≥ 1.230 V
Minimum)
80
100
MHz
f
SCLK
CLKOUT/SCLK Frequency (V
DDINT < 1.230 V )
80
80
MHz
1 f
SCLK must be less than or equal to fCCLK and is subject to additional restrictions for SDRAM interface operation. See Table 28 on Page 31.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com