AM79C975VCW datasheet(180/304 Pages) AMD

180 / 304 page

180

Am79C973/Am79C975

P R E L I M INARY

Read accessible always; write

accessible only when either the

STOP or the SPND bit is set.

MAX_LAT is set to the value of

FFh by H_RESET which results

in a default maximum latency of

63.75 microseconds. It is recom-

mended to program the value of

18H via EEPROM. MAX_LAT is

not affected by S_RESET or

STOP.

7-0

MIN_GNT

Minimum Grant. Specifies the

minimum length of a burst period

the Am79C973/Am79C975 con-

troller needs to keep up with the

network activity. The length of the

burst period is calculated assum-

ing a clock rate of 33 MHz. The

in units of 1/4 ms. MIN_GNT is

aliased to the PCI configuration

space register MIN_GNT (offset

3Eh). The host will use the value

in the register to determine the

setting

the

Am79C973/

Am79C975 Latency Timer regis-

ter.

Read accessible always; write

accessible only when either the

STOP or the SPND bit is set.

MIN_GNT is set to the value of

06h by H_RESET which results

in a default minimum grant of

1.5 ms, which is the time it takes

to Am79C973/Am79C975 con-

troller to read/write half of the

FIFO. (16 DWord transfers in

burst mode with one extra wait

state per data phase inserted by

the target.) Note that the default

is only a typical value. It also does

not take into account any descrip-

tor accesses. It is recommended

to program the value of 18H via

EEPROM. MIN_GNT is not af-

fected by S_RESET or STOP.

BCR23: PCI Subsystem Vendor ID Register

Note: Bits 15-0 in this register are programmable

through the EEPROM.

Bit

Name

Description

31-0

RES

Reserved locations. Written as

zeros and read as undefined.

15-0

SVID

Subsystem Vendor ID. SVID is

used together with SID (BCR24,

bits 15-0) to uniquely identify the

add-in board or subsystem the

Am79C973/Am79C975 controller

is used in. Subsystem Vendor IDs

can be obtained form the PCI

SIG. A value of 0 (the default) in-

dicates

that

the

Am79C973/

Am79C975 controller does not

support subsystem identification.

SVID is aliased to the PCI config-

uration space register Subsystem

Vendor ID (offset 2Ch).

Read accessible always. SVID is

read only. Write operations are

ignored. SVID is cleared to 0 by

H_RESET and is not affected by

S_RESET or by setting the STOP

bit.

BCR24: PCI Subsystem ID Register

Note: Bits 15-0 in this register are programmable

through the EEPROM.

Bit

Name

Description

31-16 RES

Reserved locations. Written as

zeros and read as undefined.

15-0

SID

Subsystem ID. SID is used to-

gether with SVID (BCR23, bits

15-0) to uniquely identify the add-

board

subsystem

the

Am79C973/Am79C975 controller

is used in. The value of SID is up

to the system vendor. A value of

0 (the default) indicates that the

Am79C973/Am79C975 controller

does

not

support

subsystem

identification. SID is aliased to the

PCI configuration space register

Subsystem ID (offset 2Eh).

Read accessible always. SID is

read only. Write operations are

ignored. SID is cleared to 0 by

H_RESET and is not affected by

S_RESET or by setting the STOP

bit.

BCR25: SRAM Size Register

Bit

Name

Description

Note: Bits 7-0 in this register are programmable

through the EEPROM.

AM79C975VCW Datasheet(PDF) 180 Page - Advanced Micro Devices

AM79C975VCW Datasheet(HTML) 180 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL