Electronic Components Datasheet Search
  English  ▼

X  

ML7029 Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers

Part # ML7029
Description  Multifunction ADPCM CODEC
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ML7029 Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers

  ML7029 Datasheet HTML 1Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 2Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 3Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 4Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 5Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 6Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 7Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 8Page - List of Unclassifed Manufacturers ML7029 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 29 page
background image
FEDL7029-04
ML7029
4/29
PIN FUNCTIONAL DESCRIPTIONS
AIN–, GEX
Transmit analog input and transmit level adjustment.
AIN– is connected to the inverting input of the transmit amplifier. GSX is connected to the transmit amplifier
output. During power-down mode, the GSX output is a high impedance state.
VFRO
Receive analog output. During power-down mode, the VFRO output is in a high impedance state.
SG
Analog signal ground.
The output voltage of this pin is approximately 1.4 V. Put 10
F plus 0.1 F (ceramic type) bypass capacitors
between this pin and AG. During power-down, this output voltage is 0 V. This pin should be used via a buffer if
used externally.
AG
Analog ground.
DG
Digital ground.
This ground is separated from the analog signal ground pin (AG). The DG pin must be kept as close as possible
to AG on the PCB.
Va
Analog +3 V power supply.
VD
Digital +3 V power supply.
This power supply is separated from the analog signal power supply pin (VA). The VD pin must be kept as close
as possible to VA on the PCB.
PDN
Power-down and reset control input.
A “0” level makes the IC enter a power-down state. At the same time, all control register data are reset to the
initial state. Set this pin to “1” during normal operating mode. The power-down state is controlled by a logical
OR with CR0-B5 of the control register. When using
PDN for power-down and reset control, set CR0-B5 to
digital “0”. The reset width (a “L” level period) should be 200 ns or more.
Be sure to reset the control registers by executing this power down to keep this pin to digital “0”level for 200 ns
or longer after the power is turned on and VDD exceeds 2.7 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com