Electronic Components Datasheet Search
  English  ▼

X  

DS80C390 Datasheet(PDF) 33 Page - Dallas Semiconductor

Part # DS80C390
Description  Dual CAN High-Speed Microprocessor
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS80C390 Datasheet(HTML) 33 Page - Dallas Semiconductor

Back Button DS80C390 Datasheet HTML 29Page - Dallas Semiconductor DS80C390 Datasheet HTML 30Page - Dallas Semiconductor DS80C390 Datasheet HTML 31Page - Dallas Semiconductor DS80C390 Datasheet HTML 32Page - Dallas Semiconductor DS80C390 Datasheet HTML 33Page - Dallas Semiconductor DS80C390 Datasheet HTML 34Page - Dallas Semiconductor DS80C390 Datasheet HTML 35Page - Dallas Semiconductor DS80C390 Datasheet HTML 36Page - Dallas Semiconductor DS80C390 Datasheet HTML 37Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 58 page
background image
DS80C390
33 of 58
110199
NOTES FOR DC ELECTRICAL CHARACTERISTICS:
1. Active current measured with 40 MHz clock source on XTAL1, VCC=RST= 5.5 V, all other pins
disconnected.
2. Idle mode current measured with 40 MHz clock source on XTAL1, VCC= 5.5 V, RST= EA =VSS, all
other pins disconnected.
3. Stop mode current measured with XTAL1 = RST = EA = VSS, VCC= 5.5 V, all other pins
disconnected. This value is not guaranteed. Users who are sensitive to this specification should
contact Dallas Semiconductor for more information.
4. When these pins are used to address external memory or as CAN interface signals.
5. This measurement reflects the port during a 0 to 1 transition in I/O mode. During this period a one-
shot circuit drives the ports hard for two clock cycles.
6. Port 3 pins 3.6 and 3.7 will have a stronger than normal pullup drive for one oscillator period
following the transition of either the RD or WR from a 0 to 1 transition.
7. This is the current required from an external circuit to hold a logic low level on an I/O pin while the
corresponding port latch bit is set to 1. This is only the current required to hold the low level;
transitions from 1 to 0 on an I/O pin will also have to overcome the transition current.
8. Ports 1(in I/O mode), 3, 4, and 5 source transition current when being pulled down externally. It
reaches its maximum at approximately 2V.
9. During the external addressing mode, weak latches maintain the previously driven value from the
processor on Port 0 until such time that Port 0 is driven by external memory source; and on Port 1, 2
and 4 for one XTAL1 cycle prior to change in output address from Port 1, 2 and 4.
10. RST= VCC. This condition mimics operation of pins in I/O mode.
TYPICAL ICC VERSUS FREQUENCY
35
ICC
mA
30
25
20
15
5
3
2
0 2 4
12
33
40 MHz XTAL
FREQUENCY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com