 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PD488588FF Datasheet(PDF) 21 Page - Elpida Memory |
|
|
|||||||||||||||||||||||||||||
PD488588FF Datasheet(HTML) 21 Page - Elpida Memory |
|
|
21 / 79 page  Data Sheet E0251N20 (Ver. 2.0) 21 µµµµPD488588FF-C80-40 10. ROW-to-ROW Examples Figure 10-1 shows examples of some of the ROW-to-ROW packet spacings from Table 6-1. A complete sequence of activate and precharge commands is directed to a bank. The RR8 and RR12 rules apply to this sequence. In addition to satisfying the tRAS and tRP timing parameters, the separation between ACT commands to the same bank must also satisfy the tRC timing parameter (RR4). When a bank is activated, it is necessary for adjacent banks to remain precharged. As a result, the adjacent banks will also satisfy parallel timing constraints; in the example, the RR11 and RR3 rules are analogous to the RR12 and RR4 rules. Figure 10-1 Row Packet Example CTM/CFM DQA8..0 DQB8..0 COL4 ..COL0 ROW2 ..ROW0 T0 T4 T8 T12 T1 T5 T9 T13 T2 T6 T10 T14 T3 T7 T11 T15 T16 T20 T24 T28 T17 T21 T25 T29 T18 T22 T26 T30 T19 T23 T27 T31 T32 T36 T40 T44 T33 T37 T41 T45 T34 T38 T42 T46 T35 T39 T43 T47 ACT a0 PRER a1 tRAS tRC a0 = {Da,Ba,Ra} a1 = {Da,Ba+1} b0 = {Da,Ba+1,Rb} Same Device Adjacent Bank RR7 tRP Same Device Adjacent Bank RR11 ACT b0 b0 = {Da,Ba,Rb} Same Device Same Bank RR12 b0 = {Da,Ba+1,Rb} Same Device Adjacent Bank RR3 b0 = {Da,Ba,Rb} Same Device Same Bank RR4 Figure 10-2 shows examples of the ACT-to-ACT (RR1, RR2) and ACT-to-PRER (RR5, RR6) command spacings from Table 6-1. In general, the commands in ROW packets may be spaced an interval tPACKET apart unless they are directed to the same or adjacent banks or unless they are a similar command type (both PRER or both ACT) directed to the same device. Figure 10-2 Row Packet Example CTM/CFM DQA8..0 DQB8..0 COL4 ..COL0 ROW2 ..ROW0 T0 T4 T8 T12 T1 T5 T9 T13 T2 T6 T10 T14 T3 T7 T11 T15 T16 T20 T24 T28 T17 T21 T25 T29 T18 T22 T26 T30 T19 T23 T27 T31 T32 T36 T40 T44 T33 T37 T41 T45 T34 T38 T42 T46 T35 T39 T43 T47 ACT a0 PRER b0 tPACKET ACT c0 t RR a0 = {Da,Ba,Ra} b0 = {Db,Bb,Rb} c0 = {Da,Bc,Rc} Different Device Any Bank Same Device Non-adjacent Bank RR1 RR2 ACT a0 ACT a0 ACT b0 PRER c0 tPACKET tPACKET b0 = {Db,Bb,Rb} c0 = {Da,Bc,Rc} Different Device Any Bank Same Device Non-adjacent Bank RR5 RR6 ACT a0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
