| Electronic Components Datasheet Search |
|
AT86RF233 Datasheet(PDF) 25 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT86RF233 Datasheet(HTML) 25 Page - ATMEL Corporation |
|
25 / 225 page ![]() MCU Wireless AT86RF233 [PRELIMINARY DATASHEET] Atmel-8351E-MCU_Wireless-AT86RF233_Datasheet_072014 25 Figure 6-12. Packet Structure – SRAM Write Access. 0 reserved[4:0] 1 MOSI PHY_STATUS MISO byte 1 (command byte) 0 ADDRESS[7:0] XX byte 2 (address) DATA[7:0] XX byte 3 (data byte) DATA[7:0] XX byte n-1 (data byte) DATA[7:0] XX byte n (data byte) As long as /SEL = L, every subsequent byte read or byte write increments the address counter of the Frame Buffer until the SRAM access is terminated by /SEL = H. Figure 6-13 and Figure 6-14 illustrate an example SPI sequence of an Atmel AT86RF233 SRAM access to read and write a data package of five byte length, respectively. Figure 6-13. Example SPI Sequence – SRAM Read Access of a 5-byte Data Package. COMMAND ADDRESS XX XX XX XX PHY_STATUS XX DATA 2 DATA 1 DATA 4 DATA 3 XX DATA 5 SCLK MOSI MISO /SEL Figure 6-14. Example SPI Sequence – SRAM Write Access of a 5-byte Data Package. COMMAND ADDRESS DATA 1 DATA 2 DATA 3 DATA 4 PHY_STATUS XX XX XX XX XX DATA 5 XX SCLK MOSI MISO /SEL Notes: 1. The SRAM access mode is not intended to be used as an alternative to the Frame Buffer access modes (see Section 6.3.2). 2. Frame Buffer access violations are not indicated by a TRX_UR interrupt when using the SRAM access mode, for further details refer to Section 9.3.3. 6.4 Radio Transceiver Status information Each Atmel AT86RF233 SPI access can return radio transceiver status information which is a first byte transmitted out of MISO output as the serial data is being shifted into MOSI input. Radio transceiver status information (PHY_STATUS) can be configured using register bits SPI_CMD_MODE (register 0x04, TRX_CTRL_1) to return TRX_STATUS, PHY_RSSI or IRQ_STATUS register as shown in below. 6.4.1 Register Description Note: 1. Throughout this datasheet, underlined values indicate reset settings. Register 0x04 (TRX_CTRL_1): The TRX_CTRL_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |