UM0851 datasheet(230/245 Pages) STMICROELECTRONICS

230 / 245 page

Power management section

UM0851

230/245

Doc ID 16604 Rev 2

Middle level clock management layer

The middle management clock layer acts as a transition between the lower layer which

actually interacts with the hardware and the kernel.

The drivers calling into the kernel for the clock requirements need to ensure that if the clock

source is shared between multiple drivers, clk_enable() calls must be balanced by the same

number of clk_disable() calls for the clock source to be disabled. Each clk_enable() call

increments the reference count of the clock and its dependencies as described in

Section 10.2.2

above.

The Middle Management layer tracks the reference counts and resolves the dependencies

in the clock dependency tree.

Lower level clock management layer

The lower level clock management layer actually interacts with the hardware to ensure that

the proper settings are being done in the respective registers required for the proper

functioning of the clock tree.

At the time when the kernel is being booted, the clock tree initialization takes place based

upon a static clock tree that has been defined in (arc/arm/mach-

spearxxx/include/arm/spearxxx_clock.h). This tree provides in the exhaustive clock

dependencies that have been maintained for the SPEAr system.

Note:

The clocks in the RAS hardware area are not covered in the software management of the

clocks as yet.

One of the most important data structures that has been used in the clock framework is the

struct clk.

struct clk {

struct res_handle

*res;

struct list_head

node;

struct list_head

clk_got;

struct list_head

clk_enabled;

struct module

*owner;

const char

*name;

int

id;

struct clk

*parent;

unsigned long

rate;

__u32

flags;

volatile u32

*enable_reg;

__u8

enable_bit;

__s8

usecount;

void

(*recalc)(struct clk *);

int

(*set_rate)(struct clk *, unsigned long);

long

(*round_rate)(struct clk *, unsigned long);

void

(*init)(struct clk *);

int

(*enable)(struct clk *);

void

(*disable)(struct clk *);

__u32

prcmid;

fixed_div;

volatile u32*clksel_reg;

u32

clksel_mask;

const struct clksel*clksel;

const struct dpll_data*dpll_data;

__u8

rate_offset;

__u8

src_offset;

};

UM0851 Datasheet(PDF) 230 Page - STMicroelectronics

UM0851 Datasheet(HTML) 230 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL