Electronic Components Datasheet Search
  English  ▼

X  

UM1865 Datasheet(PDF) 126 Page - STMicroelectronics

Part # UM1865
Description  The purpose of this document is to describe the design of the application
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM1865 Datasheet(HTML) 126 Page - STMicroelectronics

Back Button UM1865 Datasheet HTML 122Page - STMicroelectronics UM1865 Datasheet HTML 123Page - STMicroelectronics UM1865 Datasheet HTML 124Page - STMicroelectronics UM1865 Datasheet HTML 125Page - STMicroelectronics UM1865 Datasheet HTML 126Page - STMicroelectronics UM1865 Datasheet HTML 127Page - STMicroelectronics UM1865 Datasheet HTML 128Page - STMicroelectronics UM1865 Datasheet HTML 129Page - STMicroelectronics UM1865 Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 132 page
background image
SPI interface
UM1865
126/132
DocID027514 Rev 1
5
SPI interface
The BlueNRG-MS device provides an SPI interface, which can be used to connect an
external device. The external device normally is an application processor. It sends ACI
commands to control the BlueNRG-MS device. And the BlueNRG-MS generates ACI events
to report back to the external application processor. The ACI commands and events are
transmitted through the SPI bus.
This chapter describes the BlueNRG-MS hardware SPI interface. Also it describes the
communication protocol over the SPI bus between the BlueNRG-MS and the external
device.
5.1
Hardware SPI interface
The BlueNRG-MS SPI interface is Motorola protocol compliant, which has 5 wires: CLK
(clock), nCS (chip select), MOSI (master output slave input), MISO (master input slave
output), and DataRdy_IRQ (transmit interrupt request).
The BlueNRG-MS always behaves as the slave device on the SPI bus. The external device
must be the SPI master.
The table below shows the 5 SPI pins on the BlueNRG-MS device, including the pin number
of the silicon chip and the pin direction from the BlueNRG-MS's side.
Here is the summary of the SPI parameters:
1.
The CS line is active low.
2.
The clock signal can go up to 8 MHz, or can go as low as 100 kHz.
3.
The clock is inactive low, i.e. the clock polarity CPOL = 0.
4.
The data is valid on clock leading edge, i.e. the clock phase CPHA = 0.
5.
The data transfer is always 8-bit byte based.
6.
For each byte, the Most Significant Bit is sent first.
Figure 9 shows how to connect BlueNRG-MS SPI bus to an external SPI master.
Table 297. SPI pins
Pin name
Pin n°
Direction
SPI_CLK
2
Input
SPI_NCS
31
Input
SPI_MOSI
1
Input
SPI_MISO
32
Output
SPI_IRQ
3
Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com