Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 216 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  AM572x SitaraTM Processors
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM5728 Datasheet(HTML) 216 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 212Page - Texas Instruments AM5728 Datasheet HTML 213Page - Texas Instruments AM5728 Datasheet HTML 214Page - Texas Instruments AM5728 Datasheet HTML 215Page - Texas Instruments AM5728 Datasheet HTML 216Page - Texas Instruments AM5728 Datasheet HTML 217Page - Texas Instruments AM5728 Datasheet HTML 218Page - Texas Instruments AM5728 Datasheet HTML 219Page - Texas Instruments AM5728 Datasheet HTML 220Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 415 page
background image
vinx_clki
V2
V1
V3
SPRS8xx_VIP_01
AM5728, AM5726
SPRS915O – MARCH 2014 – REVISED OCTOBER 2015
www.ti.com
7.6
Video Input Ports (VIP)
The Device includes 3 Video Input Ports (VIP).
Table 7-3, Figure 7-4 and Figure 7-5 present timings and switching characteristics of the VIPs.
CAUTION
The IO timings provided in this section are applicable for all combinations of
signals for vin1, vin5 and vin6. However, the timings are only valid for vin2,
vin3, and vin4 if signals within a single IOSET are used. The IOSETs are
defined in the Table 7-4.
Table 7-3. Timing Requirements for VIP (1)(2)
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
V1
tc(CLK)
Cycle time, vinx_clki (3) (5)
6.06 (1)
ns
V2
tw(CLKH)
Pulse duration, vinx_clki high (3) (5)
0.45*P (2)
ns
V3
tw(CLKL)
Pulse duration, vinx_clki low (3) (5)
0.45*P (2)
ns
V4
tsu(CTL/DATA-CLK)
Input setup time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
vin1x,
2.93
ns
vinx_hsynci) and Data (vinx_dn) valid to vinx_clki transition (3)
vin2x
(4) (5)
vin5x,
3.18
ns
vin6x
vin3x,
3.49
ns
vin4x
V5
th(CLK-CTL/DATA)
Input hold time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
-0.05
ns
vinx_hsynci) and Data (vinx_dn) valid from vinx_clki transition
(3) (4) (5)
(1) For maximum frequency of 165 MHz.
(2) P = vinx_clki period.
(3) x in vinx = 1a, 1b, 2a, 2b, 3a, 3b, 4a, 4b, 5a and 6a.
(4) n in dn = 0 to 7 when x = 1b, 2b, 3b and 4b;
n = 0 to 15 when x = 5a and 6a;
n = 0 to 23 when x = 1a, 2a, 3a and 4a;
(5) i in clki, dei, vsynci, hsynci and fldi = 0 or 1.
Figure 7-4. Video Input Ports Clock Signal
216
Timing Requirements and Switching Characteristics
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5728 AM5726



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com