 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM5728 Datasheet(PDF) 235 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM5728 Datasheet(HTML) 235 Page - Texas Instruments |
|
|
235 / 415 page  AM5728, AM5726 www.ti.com SPRS915O – MARCH 2014 – REVISED OCTOBER 2015 Table 7-15. DPI Video Output i (i = 1..3) Default Switching Characteristics (continued) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT D2 tw(clkL) Pulse duration, output pixel clock vouti_clk low DPI1, DPI2 (IOSET1), P*0.5-1 ns DPI3 (1) DPI2 (IOSET2) P*0.5- ns 1.35 (1) D3 tw(clkH) Pulse duration, output pixel clock vouti_clk high DPI1, DPI2 (IOSET1), P*0.5-1 ns DPI3 (1) DPI2 (IOSET2) P*0.5- ns 1.35 (1) D5 td(clk-dV) Delay time, output pixel clock vouti_clk transition to DPI1 -2.17 2.08 ns output data vouti_d[23:0] valid DPI2 (IOSET1) -2.22 2.84 ns DPI2 (IOSET2) -2.83 2.92 ns DPI3 (IOSET1) -2.44 2.14 ns DPI3 (IOSET2/3 falling- -2.44 4.08 ns edge clock reference) DPI3 (IOSET2/3 rising- -2.44 3.79 ns edge clock reference) D6 td(clk-ctlV) Delay time, output pixel clock vouti_clk transition to DPI1 (excluding vouti_fld) -2.17 2.08 ns output control signals vouti_vsync, vouti_hsync, DPI1 (vouti_fld only, -2.17 3.19 ns vouti_de, and vouti_fld valid falling-edge clock reference) DPI1 (vouti_fld only, -2.17 2.68 ns rising-edge clock reference) DPI2 (IOSET1) -2.22 2.84 ns DPI2 (IOSET2) -2.83 2.92 ns DPI3 (IOSET1) -2.44 2.14 ns DPI3 (IOSET2/3 falling- -2.44 4.08 ns edge clock reference) DPI3 (IOSET2/3 rising- -2.44 3.79 ns edge clock reference) (1) P = output vouti_clk period in ns. Table 7-16. DPI Video Output i (i = 1..3) Alternate Switching Characteristics NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT D1 tc(clk) Cycle time, output pixel clock vouti_clk 6.06 ns D2 tw(clkL) Pulse duration, output pixel clock vouti_clk low P*0.5-1 ns (1) D3 tw(clkH) Pulse duration, output pixel clock vouti_clk high P*0.5-1 ns (1) D5 td(clk-ctlV) Delay time, output pixel clock vouti_clk transition to DPI1 1.45 4.55 ns output data vouti_d[23:0] valid DPI2 (IOSET1) 1.42 4.55 ns DPI2 (IOSET2) 0.96 4.55 ns DPI3 1.44 4.66 ns D6 td(clk-dV) Delay time, output pixel clock vouti_clk transition to DPI1 1.45 4.55 ns output control signals vouti_vsync, vouti_hsync, DPI2 (IOSET1) 1.42 4.55 ns vouti_de, and vouti_fld valid DPI2 (IOSET2) 0.96 4.55 ns DPI3 1.44 4.66 ns Copyright © 2014–2015, Texas Instruments Incorporated Timing Requirements and Switching Characteristics 235 Submit Documentation Feedback Product Folder Links: AM5728 AM5726 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
