TLS820F0 datasheet(32/41 Pages) INFINEON

32 / 41 page

Data Sheet

Rev. 1.1, 2015-07-27

TLS820F0

Block Description and Electrical Characteristics

Figure 11

Watchdog Output behavior for Watchdog deactivation by current control

Scenario “A”

In scenario “A” the watchdog logic expects a next trigger at WI pin within the WD-trigger time

WI,tr. This state is

interrupted by the low current load state (

Q ≤ IQ,W,deact). During this state, the watchdog is disabled. The watchdog

output signal “WO” will stay high while the watchdog is disabled. After leaving the low current load state

(

Q ≥ IQ,W,act), an ignore window tWI,i follows. After this, the watchdog trigger time tWI,tr starts based on the setting

of the DT pins. This behavior is defined for cases with a low current load time greater than

WO,low.

Scenario “B”

In scenario “B” the watchdog is not served within WD-trigger time

WI,tr with an trigger event at WI pin. As a result

the “WO” is set to low. This state is interrupted by the low current load state (

Q ≤ IQ,W,deact). During this state, the

watchdog is disabled. The watchdog output signal “WO” is kept in low state for

WO,low and then the “WO” is set to

high. After leaving the low current load state (

Q ≥ IQ,W,act), an ignore window tWI,i follows. After this, the watchdog

trigger time

WI,tr starts based on the setting of the DT pins. This behavior is defined for cases with a low current

load time greater than

WO,low.

Scenario “C”

In scenario “C” the watchdog is not served within WD-trigger time

WI,tr with an trigger event at WI pin. As a result

the “WO” is set to low. After this an ignore window follows. This state is interrupted by the low current load state

(

Q ≤ IQ,W,deact). During this state, the watchdog is disabled. The watchdog output signal “WO” will stay high while

the watchdog is disabled. After leaving the low current load state (

Q ≥ IQ,W,act), an ignore window tWI,i follows. After

this, the watchdog trigger time

WI,tr starts based on the setting of the DT pins. This behavior is defined for cases

with a low current load time greater than

WO,low.

Scenario “D”

In scenario “D” the watchdog is not served within WD-trigger time

WI,tr with a trigger event at WI pin. As a result

the “WO” is set to low. This state is interrupted by the low current load state (

Q ≤ IQ,W,deact). During this state, the

watchdog is disabled. The watchdog output signal “WO” is kept in low state for the time of low current load state.

After leaving the low current load state (

Q ≥ IQ,W,act), an ignore window tWI,i follows. After this, the watchdog trigger

time

WI,tr starts based on the setting of the DT pins. This behavior is defined for cases with a low current load time

less than

WO,low.

IQ,W,act

IQ,W,deact

VWO

>tWO,low

Scenario „A“

WD-trigger time tWI,tr *)

WD disabled

ignore time tWI,i

WD-trigger time tWI,tr

VWO

Scenario „B“

WD-trigger time tWI,tr

ignore time tWI,i

WD-trigger time tWI,tr

tWO,low

VWO

Scenario „C“

WD-trigger time tWI,tr

ignore time tWI,i

WD-trigger time tWI,tr

tWO,low

WD disabled

IQ,W,act

IQ,W,deact

VWO

<tWO,low

Scenario „D“

WD-trigger time tWI,tr

ignore time tWI,i

WD-trigger time tWI,tr

tWO,low

WD disabled

*) interrupted by entering in „Watchdog deactivation by current control“

Watchdog filter time tW,IQ,filter

TLS820F0 Datasheet(PDF) 32 Page - Infineon Technologies AG

TLS820F0 Datasheet(HTML) 32 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL