Electronic Components Datasheet Search
  English  ▼

X  

MT9075AP Datasheet(PDF) 33 Page - Mitel Networks Corporation

Part # MT9075AP
Description  E1 Single Chip Transceiver
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9075AP Datasheet(HTML) 33 Page - Mitel Networks Corporation

Back Button MT9075AP Datasheet HTML 29Page - Mitel Networks Corporation MT9075AP Datasheet HTML 30Page - Mitel Networks Corporation MT9075AP Datasheet HTML 31Page - Mitel Networks Corporation MT9075AP Datasheet HTML 32Page - Mitel Networks Corporation MT9075AP Datasheet HTML 33Page - Mitel Networks Corporation MT9075AP Datasheet HTML 34Page - Mitel Networks Corporation MT9075AP Datasheet HTML 35Page - Mitel Networks Corporation MT9075AP Datasheet HTML 36Page - Mitel Networks Corporation MT9075AP Datasheet HTML 37Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 78 page
background image
Preliminary Information
MT9075A
4-161
Table 20 - National Use Bit Interrupt Mask Word
(Page 01H, Address 19H)
Bit
Name
Functional Description
7
TAIS
Transmit Alarm Indication Signal.
If
one,
an
all
ones
signal
is
transmitted.
TAIS=0
for
normal
operation.
6
TAIS0
Transmit AIS Time Slot Zero. If
one,
an
all
ones
signal
is
transmitted in time slot zero. If zero,
time slot zero functions normally.
5
TAIS16
Transmit AIS Time Slot 16. If one,
an all ones signal is transmitted in
time slot 16. If zero, time slot
functions normally.
4TE
Transmit E bits. When zero and
CRC-4
synchronization
is
achieved, the E-bits transmit the
received CRC-4 comparison results
to the distant end of the link, as per
G.704. That is, when zero and
CRC-4 synchronization is lost, the
transmit E-bits will be zero. If one,
and CRC-4 synchronization is lost
the transmit E-bits will be one.
3
REFRM
Reframe. If one for at least one
frame, and then cleared, the device
will initiate a search for a new basic
frame position. Reframing function
is activated on the one-to-zero
transition of the REFRM bit.
2
64KSEL
64 KHz Select. If one, a 64 KHz
signal
divided
down
from
the
extracted received 2048 kbit/sec.
clock is output on RxFP/Rx64KCK
(pin 47 in PLCC, 35 in MQFP). If
zero that pin outputs an 8 KHz
signal derived from the extracted
clock.
1
DSToDE DSTo Data Enable. If zero, DSTo is
enabled. If one, DSTo will be
tristated if one of the following
conditions exists: LIU loss of signal,
loss
of
terminal
frame
sync
(SYNC=1),
loss
of
CRC4
sync
(CRCSYN=1) or AIS.
0
CSToDE CSTo Data Enable. If zero, CSTo is
enabled. If one, CSTo will be
tristated if one of the following
conditions exists: loss of multiframe
sync (MFSYNC=1), or AIS16 =1
Table 19 - Transmit Alarm Control Word
(Page 01H, Address 16H)
Bit
Name
Functional Description
7
---
Unused.
6
PRBSO
PRBS
Counter
Overflow
Interrupt.
When
unmasked
(PRBSO
=
1),
an
interrupt
is
initiated
on
overflow
of
PRBS
counter (page 04H, address 10H)
from FFH to 0H. Interrupt vector =
00000010.
5
PRBSI
PRBS Interrupt. When unmasked
(PRBSI = 1), an interrupt is initiated
on a single PRBS detection error.
Interrupt vector = 00000010.
4SanibI
Changed
Sa Nibble Interrupt.
When unmasked (SanibI = 1), an
interrupt
is
generated
upon
detection of a change of state in any
of received Sa nibbles (nibble Sa5,
nibble Sa6, nibble Sa7 or nibble Sa8).
Interrupt vector = 00000010.
3SabitI
Changed Sa Bit Interrupt. When
unmasked (SabitI = 1), an interrupt
is generated upon detection of a
change of state in any of received
Sa bits (Sa5, Sa6, Sa7 or Sa8).
Interrupt vector = 00000010.
2
C8Sa6I
Eight
Consecutive
Sa6 Nibble
Interrupt. When unmasked (C8Sa6I
= 1), an interrupt is generated upon
detection of the eighth consecutive
Sa6 nibble with the same pattern.
Interrupt vector = 00000010.
1Sa6I
Changed Sa6 Nibble Interrupt.
When unmasked (Sa6I = 1), an
interrupt
is
generated
upon
detection of a change of state in
received
Sa6
nibbles.
Interrupt
vector = 00000010.
0Sa5I
Changed Sa5 Bit Interrupt. When
unmasked (Sa5I =1), an interrupt is
generated
upon
detection
of
a
change of state in the received Sa5
bit. Interrupt vector = 00000010.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com