POWERSTEP01 datasheet(33/92 Pages) STMICROELECTRONICS

33 / 92 page

DocID025022 Rev 5

33/92

powerSTEP01

Functional description

7.13

Reset and standby

The device can be reset and put into Standby mode through the STBY/RESET pin. When it

is forced low, all the MOSFETs are turned off (High Z state), the charge pump is stopped,

the SPI interface and control logic are disabled and the internal VREG voltage regulator

maximum output current is limited; as a result, the powerSTEP01 heavily reduces the power

consumption. At the same time the register values are reset to their default and all the

protection functions are disabled. The STBY/RESET input must be forced low at least for

tSTBY,min in order to ensure the complete switch to Standby mode.

On exiting Standby mode, as well as for IC power-up, a delay must be given before applying

a new command to allow proper oscillator and charge pump startup. Actual delay could vary

according to the values of the charge pump external components.

On exiting Standby mode all the MOSFETs are off and the HiZ flag is high.

The registers can be reset to the default values without putting the device into Standby

mode through the ResetDevice command (Section 11.2.14 on page 80).

7.14

External switch (SW pin)

The SW input is internally pulled up to VDD and detects if the pin is open or connected to

ground (see Figure 14).

The SW_F bit of the STATUS register indicates if the switch is open (‘0’) or closed (‘1’)

(Section 11.1.28 on page 71); the bit value is refreshed at every system clock cycle

(125 ns). The SW_EVN flag of the STATUS register is raised when a switch turn-on event

(SW input falling edge) is detected (Section 11.1.28). A GetStatus command releases the

SW_EVN flag (Section 11.2.20 on page 82).

By default, a switch turn-on event causes a HardStop interrupt (SW_MODE bit of CONFIG

events do not cause interrupts and the switch status information is at the user’s disposal

(Table 42 on page 67).

Table 9. Thermal protection summarizing table

State

Set condition

Release condition

Description

TH_STATUS

Normal

Normal operation state.

Warning

Tj > Tj(WRN)Set

Tj< Tj(WRN)Rel

Temperature warning: operation is not

limited.

Bridge shutdown

Tj > Tj(OFF)Set

Tj < Tj(OFF)Rel

High temperature protection: the

MOSFETs are turned off and the gate

drivers are disabled.

Device shutdown

Tj > Tj(SD)Set

Tj < Tj(SD)Rel

Overtemperature protection: the

MOSFETs are turned off, the gate

drivers are disabled, the internal VCC

voltage regulator is disabled, the current

capability of the internal VREG voltage

regulator is limited, and the charge

pump is disabled.

POWERSTEP01 Datasheet(PDF) 33 Page - STMicroelectronics

POWERSTEP01 Datasheet(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL