Electronic Components Datasheet Search
  English  ▼

X  

ACE25C200G Datasheet(PDF) 27 Page - ACE Technology Co., LTD.

Part # ACE25C200G
Description  2M BIT SPI NOR FLASH
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACE [ACE Technology Co., LTD.]
Direct Link  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25C200G Datasheet(HTML) 27 Page - ACE Technology Co., LTD.

Back Button ACE25C200G Datasheet HTML 23Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 24Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 25Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 26Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 27Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 28Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 29Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 30Page - ACE Technology Co., LTD. ACE25C200G Datasheet HTML 31Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 48 page
background image
ACE25C200G
2M BIT SPI NOR FLASH
VER 1.1
27
ID and Security Instructions
Read Manufacture ID/ Device ID (90H)
See Figure 17, the Read Manufacturer/Device ID instruction is an alternative to the Release from
Power-Down/Device ID instruction that provides both the JEDEC assigned Manufacturer ID and the
specific Device ID.
The instruction is initiated by driving the /CS pin low and shifting the instruction code “90H” followed
by a 24-bit address (A23-A0) of 000000H. If the 24-bit address is initially set to 000001H, the Device
ID will be read first.
Figure 17 Read Manufacture ID/ Device ID Sequence Diagram
Figure 17
JEDEC ID (9FH)
The JEDEC ID instruction allows the 8-bit manufacturer identification to be read, followed by two
bytes of device identification. The device identification indicates the memory type in the first byte, and
the memory capacity of the device in the second byte. JEDEC ID instruction while an Erase or
Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The
JEDEC ID instruction should not be issued while the device is in Deep Power-Down Mode.
See Figure 18, he device is first selected by driving /CS to low. Then, the 8-bit instruction code for
the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory,
being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial
Clock. The JEDEC ID instruction is terminated by driving /CS to high at any time during data output.
When /CS is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the
device waits to be selected, so that it can receive, decode and execute instructions.
Figure 18 JEDEC ID Sequence Diagram
Figure 18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com