Electronic Components Datasheet Search
  English  ▼

X  

ADM1260 Datasheet(PDF) 39 Page - Analog Devices

Part # ADM1260
Description  Super Sequencer with Interchip Bus and Nonvolatile Fault Recording
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADM1260 Datasheet(HTML) 39 Page - Analog Devices

Back Button ADM1260 Datasheet HTML 35Page - Analog Devices ADM1260 Datasheet HTML 36Page - Analog Devices ADM1260 Datasheet HTML 37Page - Analog Devices ADM1260 Datasheet HTML 38Page - Analog Devices ADM1260 Datasheet HTML 39Page - Analog Devices ADM1260 Datasheet HTML 40Page - Analog Devices ADM1260 Datasheet HTML 41Page - Analog Devices ADM1260 Datasheet HTML 42Page - Analog Devices ADM1260 Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 71 page
background image
Data Sheet
ADM1260
Rev. 0 | Page 39 of 71
CONFIGURATION REGISTERS
UPDATING THE MEMORY, ENABLING BLOCK
ERASURE, AND DOWNLOADING EEPROM
The ADM1260 contains both volatile and nonvolatile memory,
which must be set up correctly if any alterations to the config-
uration are to be updated properly in the device. The volatile
memory of the device is constructed with double buffered latches.
The register and bit details in Figure 51 show the configurations
required to perform the following actions:
Update the volatile memory in real time.
Update the volatile memory offline, then update the
memory all at once.
Enable block erasure.
Download EEPROM contents to the RAM.
There are also a number of configuration bits that update the
sequencing engine. These bits are detailed in Table 13.
POWER-UP
(VCC > 2.5V)
EEPROM
E
E
P
R
O
M
L
D
D
A
T
A
R
A
M
L
D
U
P
D
SMBus
DEVICE
CONTROLLER
LATCH A
LATCH B
FUNCTION,
FOR EXAMPLE,
OV THRESHOLD
ON VP1
Figure 51. Configuration Update Flow Diagram
Table 13. Configuration Bits to Update the Sequencing Engine
Register
Address
Register Name
Bits
Bit Names
R/W
Description
0x90
UPDCFG
[7:3]
Not applicable
Not applicable
These bits cannot be used.
2
EEBLKERS
R/W
This bit enables the configuration EEPROM block erasure.
1
CFGUPD
W
This bit updates the configuration registers from holding
other registers; this bit self clears.
0
CONTUPD
R/W
This bit enable the continuous update of the configuration
registers.
0xD8
UDOWNLD
[7:1]
Not applicable
Not applicable
These bits cannot be used.
0
EEDWNLD
W
This bit downloads configuration data from EEPROM (which
also happens automatically at power-up); this bit self clears on
completion.
0xF4
MANID
[7:0]
MANID
R
These bits are the manufacturer ID; they return 0x41 and can
be used to verify communication with the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com