AD7761 datasheet(17/69 Pages) AD

17 / 69 page

Data Sheet

AD7761

Rev. 0 | Page 17 of 69

Pin No.

Mnemonic

Type1

Description

IOVDD

Digital Supply. This pin sets the logic levels for all interface pins. IOVDD also powers the digital

processing core via the digital LDO when IOVDD is at least 2.25 V. For 1.8 V IOVDD operation,

connect this pin to DREGCAP via an external trace to provide power to the digital processing core.

SYNC_IN

Synchronization Input. SYNC_IN receives the synchronous signal from SYNC_OUT. It is used in

the synchronization of any AD7761 that requires simultaneous sampling or is in a daisy chain.

Ignore the START and SYNC_OUT functions if the SYNC_IN pin is connected to the system

synchronization pulse. This signal pulse must be synchronous to the MCLK clock domain.

START

Start Signal. The START pulse synchronizes the AD7761 to other devices. The signal can be

asynchronous. The AD7761 samples the input and then outputs a SYNC_OUT pulse. This

SYNC_OUT pulse must be routed to the SYNC_IN pin of this device, and any other AD7761

devices that must be synchronized together. This means that the user does not need to run the

ADCs and their digital host from the same clock domain, which is useful when there are long

traces or back planes between the ADC and the controller. If this pin is not used, it must be tied

to a Logic 1 through a pull-up resistor.

SYNC_OUT

Synchronization Output. This pin operates only when the START input is used. When using the

START input feature, the SYNC_OUT pin must be connected to SYNC_IN via an external trace.

SYNC_OUT is a digital output that is synchronous to the MCLK signal; the synchronization signal

driven in on START is internally synchronized to the MCLK signal and is driven out on SYNC_OUT.

SYNC_OUT can also be routed to other AD7761 devices requiring simultaneous sampling and/or

daisy-chaining, ensuring synchronization of devices related to the MCLK clock domain. It must

then be wired to drive the SYNC_IN pin on the same AD7761 and on the other AD7761 devices.

AIN7+

Positive Analog Input to ADC Channel 7.

AIN7−

Negative Analog Input to ADC Channel 7.

AIN6+

Positive Analog Input to ADC Channel 6.

AIN6−

Negative Analog Input to ADC Channel 6.

REF2+

Reference Input Positive. REF2+ is the positive reference terminal for Channel 4 to Channel 7.

The REF2+ voltage range is from (AVSS + 1 V) to AVDD1. Apply an external reference differential

between REF2+ and REF2− in the range from 1 V to |AVDD1 − AVSS|. Decouple this pin to AVSS

with a high quality capacitor, and maintain a low impedance between this capacitor and Pin 46.

REF2−

Reference Input Negative. REF2− is the negative reference terminal for Channel 4 to Channel 7. The

REF2− voltage range is from AVSS to (AVDD1 − 1 V). Decouple this pin to AVSS with a high quality

capacitor, and maintain a low impedance between this capacitor and Pin 46.

AVDD1B

Analog Supply Voltage. This pin is 5 V ± 10% with respect to AVSS.

AVSS1B

Negative Analog Supply. This pin is nominally 0 V.

AIN5+

Positive Analog Input to ADC Channel 5.

AIN5−

Negative Analog Input to ADC Channel 5.

AIN4+

Positive Analog Input to ADC Channel 4.

AIN4−

Negative Analog Input to ADC Channel 4.

AVSS2B

Negative Analog Supply. This pin is nominally 0 V.

REGCAPB

Analog LDO Regulator Output. Decouple this pin to AVSS with a 1 μF capacitor.

AVDD2B

Analog Supply Voltage. This pin is 2 V to 5.5 V with respect to AVSS.

AVSS

Negative Analog Supply. This pin is nominally 0 V.

55, 56

FORMAT1,

FORMAT0

Format Selection Pins. Hardwire the FORMATx pins to the required values in pin control and SPI

control mode. These pins set the number of DOUTx pins used to output ADC conversion data. The

FORMATx pins are checked by the AD7761 on power-up; the AD7761 then remains in this data

output configuration.

PIN/SPI

Pin Control/SPI Control. This pin sets the control method.

Logic 0 = pin control mode for the AD7761. Pin control mode allows pin strapped configuration

of the AD7761 by tying logic input pins to the required logic levels. Tie the logic pins (MODE0 to

MODE4, DEC0 and DEC1, and FILTER) as required for the configuration.

Logic 1 = SPI control mode for the AD7761. Use the SPI control interface signals (CSE, SCLK, SDI,

and SDO) for reading and writing to the AD7761 memory map.

AD7761 Datasheet(PDF) 17 Page - Analog Devices

AD7761 Datasheet(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL