FT810Q datasheet(16/60 Pages) FTDI

16 / 60 page

Document No.: FT_001165

FT81X

Embedded Video Engine

Datasheet Version 1.2

Clearance No.:

FTDI#440

4.1.4 Host Memory Write

For SPI memory write transactions, the host sends a ‘1’ bit and ‘0’ bit, followed by the 22-bit address.

This is followed by the write data.

Table 4-3 Host memory write transaction

Byte n

4.1.5 Host Command

When sending a command, the host transmits a 3 byte command. Table 4-5 Host command lists all the

host command functions.

For SPI command transactions, the host sends a ‘0’ bit and ‘1’ bit, followed by the 6-bit command code.

The 2nd byte can be either 00h, or the parameter of that command. The 3rd byte is fixed at 00h.

All SPI commands except the system reset can only be executed when the SPI is in the Single channel

mode. They will be ignored when the SPI is in either Dual or Quad channel mode.

Some commands are used to configure the device and these configurations will be reset upon receiving

the SPI PWRDOWN command, except those that configure the pin state during power down. These

commands will be sticky unless reconfigured or power-on-reset (POR) occurs.

Table 4-4 Host command transaction

1st Byte

2nd Byte

3rd Byte

Table 4-5 Host command list

1st Byte

2nd byte

3rd byte

Command

Description

Power Modes

00000000b

00h

ACTIVE

Switch from Standby/Sleep/PWRDOWN

modes to active mode. Dummy memory

read from address 0(read twice) generates

ACTIVE command.

Address [21:16]

Address [15:8]

Address [7:0]

Byte 0

Command [5:0]

Parameter for the command

Write Data

Write

Address

FT810Q Datasheet(PDF) 16 Page - Future Technology Devices International Ltd.

FT810Q Datasheet(HTML) 16 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL