| Electronic Components Datasheet Search |
|
FT810Q Datasheet(PDF) 29 Page - Future Technology Devices International Ltd. |
|
|
|||||||||||||||||||||||||||||
FT810Q Datasheet(HTML) 29 Page - Future Technology Devices International Ltd. |
|
29 / 60 page ![]() Copyright © 2015 Future Technology Devices International Limited 29 Document No.: FT_001165 FT81X Embedded Video Engine Datasheet Version 1.2 Clearance No.: FTDI#440 4.5.1 Backlight Control Pin The backlight dimming control pin (BACKLIGHT) is a pulse width modulated (PWM) signal controlled by two registers: REG_PWM_HZ and REG_PWM_DUTY. REG_PWM_HZ specifies the PWM output frequency, the range is 250-10000 Hz. REG_PWM_DUTY specifies the duty cycle; the range is 0-128. A value of 0 means that the PWM is completely off and 128 means completely on. The BACKLIGHT pin will output low when the DISP pin is not enabled (i.e. logic 0). 4.5.2 DISP Control Pin The DISP pin is a general purpose output that can be used to enable, or reset the LCD display panel. The pin is controlled by writing to Bit 7 of the REG_GPIO register, or bit 15 of REG_GPIOX. 4.5.3 General Purpose IO pins Depending on the package, the FT81x can be configured to use up to 4 GPIO pins. These GPIO pins are controlled by the REG_GPIOX_DIR and REG_GPIOX registers. Alternatively the GPIO0 and GPIO1 pins can also be controlled by REG_GPIO_DIR and REG_GPIO to maintain backward compatibility with the FT800/FT801. When the QSPI is enabled in Quad mode, GPIO0/IO2 and GPIO1/IO3 pins are used as data lines of the QSPI. 4.5.4 Pins Drive Current Control The output drive current of output pins can be changed as per the following table by writing to bit[6:2] of REG_GPIO register or bit[14:10] of REG_GPIOX register. Alternatively, use the SPI command PINDRIVE to change the individual pin drive strength. Table 4-14 Output drive current selection REG_GPIO Bit[6:5] Bit[4] Bit[3:2] REG_GPIOX Bit[14:13] Bit[12] Bit[11:10] Value 00b # 01b 10b 11b 0b# 1b 00b# 01b 10b 11b Drive Current 5m A 10mA 15mA 20mA 5mA 10mA 5mA 10mA 15mA 20mA Pins GPIO0 GPIO1 GPIO2 GPIO3 CTP_RST_N PCLK DISP VSYNC HSYNC DE R7..R0 G7..G0 B7..B0 BACKLIGHT MISO MOSI IO2 IO3 INT_N Note: #Default value |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |