VT82C596 datasheet(25/96 Pages) ETC

25 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-19-

Pinouts

7HFKQRORJLHV ,QF

:H &RQQHFW

Power Management (continued)

Signal Name

Pin #

I/O

Signal Description

LID / GPI10

P16

Notebook Computer Display Lid Open / Closed Monitor.

Used by the

Power Management subsystem to monitor the opening and closing of the

display lid of notebook computers. Can be used to detect either low-to-high

and/or high-to-low transitions to generate an SMI#.

The VT82C596B

performs a 200 usec debounce of this input if Rx40[5] is set to 1.

May

optionally be programmed as a general purpose input (Rx74[4]=1).

RI# / GPI12

P18

Ring Indicator. May be connected to external modem circuitry to allow the

system to be re-activated by a received phone call. This input is referenced to

VCCSUS. May optionally be programmed as a general purpose input

(Rx74[6]=1).

THRM# / GPI8

H19

Thermal Detect.

If the VT82C596B is enabled to allow it, asserting this

signal initiates hardware Clock Throttling mode. This causes STPCLK# to be

cycled at a preset programmable rate (see Function 3 configuration space

Rx4C). May optionally be programmed as a general purpose input

(Rx74[2]=1).

SCIOUT# / GPO29

ACPI System Control Interrupt. Connected to the external APIC if used.

May optionally be programmed as a general purpose output (Rx74[7]=0).

CPUSTP# / GPO17

CPU Clock Stop. Signals the system clock generator to disable the CPU clock

outputs.

May optionally be programmed as a general purpose output

(Rx75[1]=1).

PCISTP# / GPO18

PCI Clock Stop. Signals the system clock generator to disable the PCI clock

outputs. May optionally be programmed as a general purpose output

(Rx75[2]=1).

ZZ / GPO19

K16

L2 Cache SRAM Low Power Mode. Used to power down the L2 Cache

SRAMs during CPU Stop Clock state. May optionally be programmed as a

general purpose output (Rx75[3]=1).

SUSA#

W20

Suspend Plane A Control. Asserted during power management POS, STR,

and STD suspend states. Used to control the primary power plane.

SUSB# / GPO15

V19

Suspend Plane B Control. Asserted during power management STR and STD

suspend states. Used to control the secondary power plane. May optionally be

programmed as a general purpose output (Rx75[0]=1).

SUSC# / GPO16

U18

Suspend Plane C Control. Asserted during power management STD suspend

state.

Used to control the tertiary power plane.

May optionally be

programmed as a general purpose output (Rx75[0]=1).

SUSST1# / GPO20

T17

Suspend Status 1. Typically connected to the North Bridge (e.g., VT82C598

Apollo MVP3) to provide information on host clock status. Asserted when the

system may stop the host clock, such as Stop Clock or during POS, STR, or

STD suspend states.

May optionally be programmed as a general purpose

output (Rx75[4]=1).

SUSST2# / GPO21

T18

Suspend Status 2. Typically connected to other system devices to provide

information on system suspend state.

Asserted during POS, STR, or STD

suspend states. May optionally be programmed as a general purpose output

(Rx75[5]=1).

VT82C596 Datasheet(PDF) 25 Page - List of Unclassifed Manufacturers

VT82C596 Datasheet(HTML) 25 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL